Home
last modified time | relevance | path

Searched refs:RThroughput (Results 1 – 25 of 266) sorted by relevance

1234567891011

/external/swiftshader/third_party/llvm-7.0/llvm/test/tools/llvm-mca/X86/
Dcpus.s32 # BROADWELL-NEXT: Block RThroughput: 0.3
33 # BTVER2-NEXT: Block RThroughput: 0.5
34 # HASWELL-NEXT: Block RThroughput: 0.3
35 # IVYBRIDGE-NEXT: Block RThroughput: 0.3
36 # KNL-NEXT: Block RThroughput: 0.3
37 # SANDYBRIDGE-NEXT: Block RThroughput: 0.3
38 # SKX-NEXT: Block RThroughput: 0.3
39 # SKX-AVX512-NEXT: Block RThroughput: 0.3
40 # SLM-NEXT: Block RThroughput: 0.5
41 # ZNVER1-NEXT: Block RThroughput: 0.3
Dllvm-mca-markers-5.s23 # CHECK-NEXT: Block RThroughput: 0.5
28 # CHECK-NEXT: [3]: RThroughput
43 # CHECK-NEXT: Block RThroughput: 0.5
48 # CHECK-NEXT: [3]: RThroughput
63 # CHECK-NEXT: Block RThroughput: 0.5
68 # CHECK-NEXT: [3]: RThroughput
Dbextr-read-after-ld.s17 # BDWELL-NEXT: Block RThroughput: 1.0
22 # BTVER2-NEXT: Block RThroughput: 1.0
27 # HASWELL-NEXT: Block RThroughput: 1.0
32 # SKYLAKE-NEXT: Block RThroughput: 0.7
37 # ZNVER1-NEXT: Block RThroughput: 0.8
42 # ALL-NEXT: [3]: RThroughput
Dvariable-blend-read-after-ld-1.s25 # BDWELL-NEXT: Block RThroughput: 2.0
30 # BTVER2-NEXT: Block RThroughput: 2.0
35 # HASWELL-NEXT: Block RThroughput: 2.0
40 # IVY-NEXT: Block RThroughput: 1.0
45 # SANDY-NEXT: Block RThroughput: 1.0
50 # SKYLAKE-NEXT: Block RThroughput: 0.7
55 # ZNVER1-NEXT: Block RThroughput: 1.0
Dvariable-blend-read-after-ld-2.s25 # BDWELL-NEXT: Block RThroughput: 2.0
30 # BTVER2-NEXT: Block RThroughput: 2.0
35 # HASWELL-NEXT: Block RThroughput: 2.0
40 # IVY-NEXT: Block RThroughput: 1.0
45 # SANDY-NEXT: Block RThroughput: 1.0
50 # SKYLAKE-NEXT: Block RThroughput: 0.7
55 # ZNVER1-NEXT: Block RThroughput: 1.0
Dbzhi-read-after-ld.s16 # BDWELL-NEXT: Block RThroughput: 0.8
21 # HASWELL-NEXT: Block RThroughput: 0.8
26 # SKYLAKE-NEXT: Block RThroughput: 0.5
31 # ZNVER1-NEXT: Block RThroughput: 0.8
36 # ALL-NEXT: [3]: RThroughput
Ddefault-iterations.s13 # CUSTOM-NEXT: Block RThroughput: 0.5
20 # DEFAULT-NEXT: Block RThroughput: 0.5
25 # ALL-NEXT: [3]: RThroughput
Dllvm-mca-markers-3.s15 # CHECK-NEXT: Block RThroughput: 0.5
20 # CHECK-NEXT: [3]: RThroughput
Dllvm-mca-markers-2.s15 # CHECK-NEXT: Block RThroughput: 0.5
20 # CHECK-NEXT: [3]: RThroughput
Dllvm-mca-markers-4.s19 # CHECK-NEXT: Block RThroughput: 0.5
24 # CHECK-NEXT: [3]: RThroughput
Ddispatch_width.s17 # CUSTOM-NEXT: Block RThroughput: 1.0
18 # DEFAULT-NEXT: Block RThroughput: 0.5
Dintel-syntax.s17 # ALL-NEXT: Block RThroughput: 2.5
22 # ALL-NEXT: [3]: RThroughput
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DTargetSubtargetInfo.cpp70 static std::string createSchedInfoStr(unsigned Latency, double RThroughput) { in createSchedInfoStr() argument
74 if (RThroughput != 0.0) in createSchedInfoStr()
75 CS << SchedPrefix << Latency << format(":%2.2f", RThroughput) in createSchedInfoStr()
92 double RThroughput = TSchedModel.computeReciprocalThroughput(&MI); in getSchedInfoStr() local
93 return createSchedInfoStr(Latency, RThroughput); in getSchedInfoStr()
111 double RThroughput = TSchedModel.computeReciprocalThroughput(MCI); in getSchedInfoStr() local
112 return createSchedInfoStr(Latency, RThroughput); in getSchedInfoStr()
/external/swiftshader/third_party/llvm-7.0/llvm/tools/llvm-mca/
DInstructionInfoView.cpp50 Optional<double> RThroughput = in printView() local
64 if (RThroughput.hasValue()) { in printView()
65 double RT = RThroughput.getValue(); in printView()
/external/swiftshader/third_party/llvm-7.0/llvm/test/tools/llvm-mca/AArch64/Exynos/
Ddirect-branch.s13 # M1-NEXT: Block RThroughput: 0.3
18 # M3-NEXT: Block RThroughput: 0.2
23 # ALL-NEXT: [3]: RThroughput
Dscheduler-queue-usage.s16 # M1-NEXT: Block RThroughput: 0.3
17 # M3-NEXT: Block RThroughput: 0.2
/external/swiftshader/third_party/llvm-7.0/llvm/test/tools/llvm-mca/X86/BtVer2/
Dscheduler-queue-usage.s12 # CHECK-NEXT: Block RThroughput: 1.0
17 # CHECK-NEXT: [3]: RThroughput
Dsimple-test.s11 # CHECK-NEXT: Block RThroughput: 0.5
16 # CHECK-NEXT: [3]: RThroughput
Dpr37790.s12 # CHECK-NEXT: Block RThroughput: 1.0
17 # CHECK-NEXT: [3]: RThroughput
Dread-advance-2.s15 # CHECK-NEXT: Block RThroughput: 2.0
20 # CHECK-NEXT: [3]: RThroughput
Dinstruction-info-view.s19 # ENABLED-NEXT: Block RThroughput: 2.0
24 # ENABLED-NEXT: [3]: RThroughput
Dhadd-read-after-ld-2.s12 # CHECK-NEXT: Block RThroughput: 2.0
17 # CHECK-NEXT: [3]: RThroughput
Dvec-logic-read-after-ld-2.s12 # CHECK-NEXT: Block RThroughput: 2.0
17 # CHECK-NEXT: [3]: RThroughput
/external/swiftshader/third_party/llvm-7.0/llvm/test/tools/llvm-mca/ARM/
Dsimple-test-cortex-a9.s11 # CHECK-NEXT: Block RThroughput: 1.0
16 # CHECK-NEXT: [3]: RThroughput
/external/swiftshader/third_party/llvm-7.0/llvm/test/tools/llvm-mca/AArch64/Falkor/
Dzero-latency-store.s11 # CHECK-NEXT: Block RThroughput: 1.0
16 # CHECK-NEXT: [3]: RThroughput

1234567891011