Home
last modified time | relevance | path

Searched refs:RW_MGR_IDLE_LOOP1 (Results 1 – 12 of 12) sorted by relevance

/external/u-boot/board/altera/cyclone5-socdk/qts/
Dsdram_config.h95 #define RW_MGR_IDLE_LOOP1 0x7C macro
/external/u-boot/board/is1/qts/
Dsdram_config.h95 #define RW_MGR_IDLE_LOOP1 0x7B macro
/external/u-boot/board/altera/arria5-socdk/qts/
Dsdram_config.h95 #define RW_MGR_IDLE_LOOP1 0x7A macro
/external/u-boot/board/ebv/socrates/qts/
Dsdram_config.h95 #define RW_MGR_IDLE_LOOP1 0x7B macro
/external/u-boot/board/terasic/de10-nano/qts/
Dsdram_config.h95 #define RW_MGR_IDLE_LOOP1 0x7B macro
/external/u-boot/board/devboards/dbm-soc1/qts/
Dsdram_config.h95 #define RW_MGR_IDLE_LOOP1 0x7B macro
/external/u-boot/board/terasic/sockit/qts/
Dsdram_config.h95 #define RW_MGR_IDLE_LOOP1 0x7B macro
/external/u-boot/board/samtec/vining_fpga/qts/
Dsdram_config.h95 #define RW_MGR_IDLE_LOOP1 0x7B macro
/external/u-boot/board/sr1500/qts/
Dsdram_config.h95 #define RW_MGR_IDLE_LOOP1 0x7B macro
/external/u-boot/board/terasic/de0-nano-soc/qts/
Dsdram_config.h97 #define RW_MGR_IDLE_LOOP1 0x7B macro
/external/u-boot/board/terasic/de1-soc/qts/
Dsdram_config.h95 #define RW_MGR_IDLE_LOOP1 0x7B macro
/external/u-boot/arch/arm/mach-socfpga/
Dwrap_sdram_config.c203 .idle_loop1 = RW_MGR_IDLE_LOOP1,