| /external/swiftshader/third_party/LLVM/include/llvm/CodeGen/ |
| D | MachineRegisterInfo.h | 104 reg_iterator reg_begin(unsigned RegNo) const { in reg_begin() argument
105 return reg_iterator(getRegUseDefListHead(RegNo)); in reg_begin()
111 bool reg_empty(unsigned RegNo) const { return reg_begin(RegNo) == reg_end(); } in reg_empty() argument
116 reg_nodbg_iterator reg_nodbg_begin(unsigned RegNo) const { in reg_nodbg_begin() argument
117 return reg_nodbg_iterator(getRegUseDefListHead(RegNo)); in reg_nodbg_begin()
123 bool reg_nodbg_empty(unsigned RegNo) const { in reg_nodbg_empty() argument
124 return reg_nodbg_begin(RegNo) == reg_nodbg_end(); in reg_nodbg_empty()
129 def_iterator def_begin(unsigned RegNo) const { in def_begin() argument
130 return def_iterator(getRegUseDefListHead(RegNo)); in def_begin()
136 bool def_empty(unsigned RegNo) const { return def_begin(RegNo) == def_end(); } in def_empty() argument
[all …]
|
| /external/llvm/include/llvm/CodeGen/ |
| D | MachineRegisterInfo.h | 79 MachineOperand *&getRegUseDefListHead(unsigned RegNo) { in getRegUseDefListHead() argument
80 if (TargetRegisterInfo::isVirtualRegister(RegNo)) in getRegUseDefListHead()
81 return VRegInfo[RegNo].second; in getRegUseDefListHead()
82 return PhysRegUseDefLists[RegNo]; in getRegUseDefListHead()
85 MachineOperand *getRegUseDefListHead(unsigned RegNo) const { in getRegUseDefListHead() argument
86 if (TargetRegisterInfo::isVirtualRegister(RegNo)) in getRegUseDefListHead()
87 return VRegInfo[RegNo].second; in getRegUseDefListHead()
88 return PhysRegUseDefLists[RegNo]; in getRegUseDefListHead()
247 reg_iterator reg_begin(unsigned RegNo) const { in reg_begin() argument
248 return reg_iterator(getRegUseDefListHead(RegNo)); in reg_begin()
[all …]
|
| /external/capstone/arch/Mips/ |
| D | MipsDisassembler.c | 44 unsigned RegNo, uint64_t Address, MCRegisterInfo *Decoder);
47 unsigned RegNo, uint64_t Address, MCRegisterInfo *Decoder);
50 unsigned RegNo, uint64_t Address, MCRegisterInfo *Decoder);
53 unsigned RegNo, uint64_t Address, MCRegisterInfo *Decoder);
56 unsigned RegNo, uint64_t Address, MCRegisterInfo *Decoder);
59 unsigned RegNo, uint64_t Address, MCRegisterInfo *Decoder);
62 unsigned RegNo, uint64_t Address, MCRegisterInfo *Decoder);
65 unsigned RegNo, uint64_t Address, MCRegisterInfo *Decoder);
68 unsigned RegNo, uint64_t Address, MCRegisterInfo *Decoder);
71 unsigned RegNo, uint64_t Address, MCRegisterInfo *Decoder);
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
| D | MachineRegisterInfo.h | 111 MachineOperand *&getRegUseDefListHead(unsigned RegNo) { in getRegUseDefListHead() argument
112 if (TargetRegisterInfo::isVirtualRegister(RegNo)) in getRegUseDefListHead()
113 return VRegInfo[RegNo].second; in getRegUseDefListHead()
114 return PhysRegUseDefLists[RegNo]; in getRegUseDefListHead()
117 MachineOperand *getRegUseDefListHead(unsigned RegNo) const { in getRegUseDefListHead() argument
118 if (TargetRegisterInfo::isVirtualRegister(RegNo)) in getRegUseDefListHead()
119 return VRegInfo[RegNo].second; in getRegUseDefListHead()
120 return PhysRegUseDefLists[RegNo]; in getRegUseDefListHead()
282 reg_iterator reg_begin(unsigned RegNo) const { in reg_begin() argument
283 return reg_iterator(getRegUseDefListHead(RegNo)); in reg_begin()
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/RISCV/Disassembler/ |
| D | RISCVDisassembler.cpp | 69 static DecodeStatus DecodeGPRRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeGPRRegisterClass() argument
72 if (RegNo > sizeof(GPRDecoderTable)) in DecodeGPRRegisterClass()
78 unsigned Reg = GPRDecoderTable[RegNo]; in DecodeGPRRegisterClass()
94 static DecodeStatus DecodeFPR32RegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeFPR32RegisterClass() argument
97 if (RegNo > sizeof(FPR32DecoderTable)) in DecodeFPR32RegisterClass()
103 unsigned Reg = FPR32DecoderTable[RegNo]; in DecodeFPR32RegisterClass()
108 static DecodeStatus DecodeFPR32CRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeFPR32CRegisterClass() argument
111 if (RegNo > 8) { in DecodeFPR32CRegisterClass()
114 unsigned Reg = FPR32DecoderTable[RegNo + 8]; in DecodeFPR32CRegisterClass()
130 static DecodeStatus DecodeFPR64RegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeFPR64RegisterClass() argument
[all …]
|
| /external/swiftshader/third_party/LLVM/include/llvm/MC/ |
| D | MCRegisterInfo.h | 198 const MCRegisterDesc &operator[](unsigned RegNo) const {
199 assert(RegNo < NumRegs &&
201 return Desc[RegNo];
207 const MCRegisterDesc &get(unsigned RegNo) const { in get() argument
208 return operator[](RegNo); in get()
215 const unsigned *getAliasSet(unsigned RegNo) const { in getAliasSet() argument
217 return get(RegNo).Overlaps + 1; in getAliasSet()
225 const unsigned *getOverlaps(unsigned RegNo) const { in getOverlaps() argument
226 return get(RegNo).Overlaps; in getOverlaps()
234 const unsigned *getSubRegisters(unsigned RegNo) const { in getSubRegisters() argument
[all …]
|
| /external/capstone/arch/SystemZ/ |
| D | SystemZDisassembler.c | 37 static DecodeStatus decodeRegisterClass(MCInst *Inst, uint64_t RegNo, const unsigned *Regs) in decodeRegisterClass() argument
40 RegNo = Regs[RegNo]; in decodeRegisterClass()
41 if (RegNo == 0) in decodeRegisterClass()
44 MCOperand_CreateReg0(Inst, (unsigned)RegNo); in decodeRegisterClass()
48 static DecodeStatus DecodeGR32BitRegisterClass(MCInst *Inst, uint64_t RegNo, in DecodeGR32BitRegisterClass() argument
51 return decodeRegisterClass(Inst, RegNo, SystemZMC_GR32Regs); in DecodeGR32BitRegisterClass()
54 static DecodeStatus DecodeGRH32BitRegisterClass(MCInst *Inst, uint64_t RegNo, in DecodeGRH32BitRegisterClass() argument
57 return decodeRegisterClass(Inst, RegNo, SystemZMC_GRH32Regs); in DecodeGRH32BitRegisterClass()
60 static DecodeStatus DecodeGR64BitRegisterClass(MCInst *Inst, uint64_t RegNo, in DecodeGR64BitRegisterClass() argument
63 return decodeRegisterClass(Inst, RegNo, SystemZMC_GR64Regs); in DecodeGR64BitRegisterClass()
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/Disassembler/ |
| D | AArch64Disassembler.cpp | 40 unsigned RegNo, uint64_t Address,
43 unsigned RegNo,
46 static DecodeStatus DecodeFPR64RegisterClass(MCInst &Inst, unsigned RegNo,
49 static DecodeStatus DecodeFPR32RegisterClass(MCInst &Inst, unsigned RegNo,
52 static DecodeStatus DecodeFPR16RegisterClass(MCInst &Inst, unsigned RegNo,
55 static DecodeStatus DecodeFPR8RegisterClass(MCInst &Inst, unsigned RegNo,
58 static DecodeStatus DecodeGPR64commonRegisterClass(MCInst &Inst, unsigned RegNo,
61 static DecodeStatus DecodeGPR64RegisterClass(MCInst &Inst, unsigned RegNo,
65 unsigned RegNo, uint64_t Address,
67 static DecodeStatus DecodeGPR32RegisterClass(MCInst &Inst, unsigned RegNo,
[all …]
|
| /external/llvm/lib/Target/SystemZ/Disassembler/ |
| D | SystemZDisassembler.cpp | 77 static DecodeStatus decodeRegisterClass(MCInst &Inst, uint64_t RegNo, in decodeRegisterClass() argument
79 assert(RegNo < Size && "Invalid register"); in decodeRegisterClass()
80 RegNo = Regs[RegNo]; in decodeRegisterClass()
81 if (RegNo == 0) in decodeRegisterClass()
83 Inst.addOperand(MCOperand::createReg(RegNo)); in decodeRegisterClass()
87 static DecodeStatus DecodeGR32BitRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeGR32BitRegisterClass() argument
90 return decodeRegisterClass(Inst, RegNo, SystemZMC::GR32Regs, 16); in DecodeGR32BitRegisterClass()
93 static DecodeStatus DecodeGRH32BitRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeGRH32BitRegisterClass() argument
96 return decodeRegisterClass(Inst, RegNo, SystemZMC::GRH32Regs, 16); in DecodeGRH32BitRegisterClass()
99 static DecodeStatus DecodeGR64BitRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeGR64BitRegisterClass() argument
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/SystemZ/Disassembler/ |
| D | SystemZDisassembler.cpp | 83 static DecodeStatus decodeRegisterClass(MCInst &Inst, uint64_t RegNo, in decodeRegisterClass() argument
85 assert(RegNo < Size && "Invalid register"); in decodeRegisterClass()
86 RegNo = Regs[RegNo]; in decodeRegisterClass()
87 if (RegNo == 0) in decodeRegisterClass()
89 Inst.addOperand(MCOperand::createReg(RegNo)); in decodeRegisterClass()
93 static DecodeStatus DecodeGR32BitRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeGR32BitRegisterClass() argument
96 return decodeRegisterClass(Inst, RegNo, SystemZMC::GR32Regs, 16); in DecodeGR32BitRegisterClass()
99 static DecodeStatus DecodeGRH32BitRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeGRH32BitRegisterClass() argument
102 return decodeRegisterClass(Inst, RegNo, SystemZMC::GRH32Regs, 16); in DecodeGRH32BitRegisterClass()
105 static DecodeStatus DecodeGR64BitRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeGR64BitRegisterClass() argument
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/Disassembler/ |
| D | HexagonDisassembler.cpp | 99 static DecodeStatus DecodeIntRegsRegisterClass(MCInst &Inst, unsigned RegNo,
103 unsigned RegNo,
106 static DecodeStatus DecodeIntRegsLow8RegisterClass(MCInst &Inst, unsigned RegNo,
109 static DecodeStatus DecodeHvxVRRegisterClass(MCInst &Inst, unsigned RegNo,
112 static DecodeStatus DecodeDoubleRegsRegisterClass(MCInst &Inst, unsigned RegNo,
116 DecodeGeneralDoubleLow8RegsRegisterClass(MCInst &Inst, unsigned RegNo,
118 static DecodeStatus DecodeHvxWRRegisterClass(MCInst &Inst, unsigned RegNo,
121 static DecodeStatus DecodePredRegsRegisterClass(MCInst &Inst, unsigned RegNo,
124 static DecodeStatus DecodeHvxQRRegisterClass(MCInst &Inst, unsigned RegNo,
127 static DecodeStatus DecodeCtrRegsRegisterClass(MCInst &Inst, unsigned RegNo,
[all …]
|
| /external/capstone/arch/PowerPC/ |
| D | PPCDisassembler.c | 153 static DecodeStatus decodeRegisterClass(MCInst *Inst, uint64_t RegNo, in decodeRegisterClass() argument
157 MCOperand_CreateReg0(Inst, Regs[RegNo]); in decodeRegisterClass()
161 static DecodeStatus DecodeCRRCRegisterClass(MCInst *Inst, uint64_t RegNo, in DecodeCRRCRegisterClass() argument
165 return decodeRegisterClass(Inst, RegNo, CRRegs); in DecodeCRRCRegisterClass()
168 static DecodeStatus DecodeCRBITRCRegisterClass(MCInst *Inst, uint64_t RegNo, in DecodeCRBITRCRegisterClass() argument
172 return decodeRegisterClass(Inst, RegNo, CRBITRegs); in DecodeCRBITRCRegisterClass()
175 static DecodeStatus DecodeF4RCRegisterClass(MCInst *Inst, uint64_t RegNo, in DecodeF4RCRegisterClass() argument
179 return decodeRegisterClass(Inst, RegNo, FRegs); in DecodeF4RCRegisterClass()
182 static DecodeStatus DecodeF8RCRegisterClass(MCInst *Inst, uint64_t RegNo, in DecodeF8RCRegisterClass() argument
186 return decodeRegisterClass(Inst, RegNo, FRegs); in DecodeF8RCRegisterClass()
[all …]
|
| /external/swiftshader/third_party/LLVM/lib/Target/X86/AsmParser/ |
| D | X86AsmLexer.cpp | 106 int RegNo = -1; in LexTokenATT() local
108 case '0': RegNo = X86::DR0; break; in LexTokenATT()
109 case '1': RegNo = X86::DR1; break; in LexTokenATT()
110 case '2': RegNo = X86::DR2; break; in LexTokenATT()
111 case '3': RegNo = X86::DR3; break; in LexTokenATT()
112 case '4': RegNo = X86::DR4; break; in LexTokenATT()
113 case '5': RegNo = X86::DR5; break; in LexTokenATT()
114 case '6': RegNo = X86::DR6; break; in LexTokenATT()
115 case '7': RegNo = X86::DR7; break; in LexTokenATT()
118 if (RegNo != -1) { in LexTokenATT()
[all …]
|
| D | X86AsmParser.cpp | 88 virtual bool ParseRegister(unsigned &RegNo, SMLoc &StartLoc, SMLoc &EndLoc);
125 unsigned RegNo; member
163 return Reg.RegNo; in getReg()
326 static X86Operand *CreateReg(unsigned RegNo, SMLoc StartLoc, SMLoc EndLoc) { in CreateReg()
328 Res->Reg.RegNo = RegNo; in CreateReg()
392 bool X86ATTAsmParser::ParseRegister(unsigned &RegNo, in ParseRegister() argument
394 RegNo = 0; in ParseRegister()
404 RegNo = MatchRegisterName(Tok.getString()); in ParseRegister()
407 if (RegNo == 0) in ParseRegister()
408 RegNo = MatchRegisterName(LowercaseString(Tok.getString())); in ParseRegister()
[all …]
|
| /external/llvm/lib/Target/Mips/Disassembler/ |
| D | MipsDisassembler.cpp | 72 unsigned RegNo,
77 unsigned RegNo,
82 unsigned RegNo,
87 unsigned RegNo,
92 unsigned RegNo,
97 unsigned RegNo,
107 unsigned RegNo,
112 unsigned RegNo,
117 unsigned RegNo,
122 unsigned RegNo,
[all …]
|
| /external/capstone/arch/AArch64/ |
| D | AArch64Disassembler.c | 40 unsigned RegNo, uint64_t Address,
43 unsigned RegNo,
46 static DecodeStatus DecodeFPR64RegisterClass(MCInst *Inst, unsigned RegNo,
49 static DecodeStatus DecodeFPR32RegisterClass(MCInst *Inst, unsigned RegNo,
52 static DecodeStatus DecodeFPR16RegisterClass(MCInst *Inst, unsigned RegNo,
55 static DecodeStatus DecodeFPR8RegisterClass(MCInst *Inst, unsigned RegNo,
58 static DecodeStatus DecodeGPR64RegisterClass(MCInst *Inst, unsigned RegNo,
62 unsigned RegNo, uint64_t Address,
64 static DecodeStatus DecodeGPR32RegisterClass(MCInst *Inst, unsigned RegNo,
68 unsigned RegNo, uint64_t Address,
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Sparc/AsmParser/ |
| D | SparcAsmParser.cpp | 70 bool ParseRegister(unsigned &RegNo, SMLoc &StartLoc, SMLoc &EndLoc) override;
94 bool matchRegisterName(const AsmToken &Tok, unsigned &RegNo,
622 bool SparcAsmParser::ParseRegister(unsigned &RegNo, SMLoc &StartLoc, in ParseRegister() argument
627 RegNo = 0; in ParseRegister()
632 if (matchRegisterName(Tok, RegNo, regKind)) { in ParseRegister()
768 unsigned RegNo, RegKind; in parseOperand() local
769 if (!matchRegisterName(Parser.getTok(), RegNo, RegKind)) in parseOperand()
774 Operands.push_back(SparcOperand::CreateReg(RegNo, RegKind, S, E)); in parseOperand()
826 unsigned RegNo; in parseSparcAsmOperand() local
828 if (matchRegisterName(Parser.getTok(), RegNo, RegKind)) { in parseSparcAsmOperand()
[all …]
|
| /external/llvm/lib/Target/Sparc/AsmParser/ |
| D | SparcAsmParser.cpp | 53 bool ParseRegister(unsigned &RegNo, SMLoc &StartLoc, SMLoc &EndLoc) override;
77 bool matchRegisterName(const AsmToken &Tok, unsigned &RegNo,
593 ParseRegister(unsigned &RegNo, SMLoc &StartLoc, SMLoc &EndLoc) in ParseRegister() argument
598 RegNo = 0; in ParseRegister()
603 if (matchRegisterName(Tok, RegNo, regKind)) { in ParseRegister()
781 unsigned RegNo, RegKind; in parseOperand() local
782 if (!matchRegisterName(Parser.getTok(), RegNo, RegKind)) in parseOperand()
787 Operands.push_back(SparcOperand::CreateReg(RegNo, RegKind, S, E)); in parseOperand()
840 unsigned RegNo; in parseSparcAsmOperand() local
842 if (matchRegisterName(Parser.getTok(), RegNo, RegKind)) { in parseSparcAsmOperand()
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/Disassembler/ |
| D | MipsDisassembler.cpp | 82 unsigned RegNo,
87 unsigned RegNo,
92 unsigned RegNo,
97 unsigned RegNo,
102 unsigned RegNo,
107 unsigned RegNo,
117 unsigned RegNo,
122 unsigned RegNo,
127 unsigned RegNo,
132 unsigned RegNo,
[all …]
|
| /external/llvm/lib/Target/X86/MCTargetDesc/ |
| D | X86BaseInfo.h | 725 inline bool isX86_64ExtendedReg(unsigned RegNo) { in isX86_64ExtendedReg() argument
726 if ((RegNo >= X86::XMM8 && RegNo <= X86::XMM15) || in isX86_64ExtendedReg()
727 (RegNo >= X86::XMM24 && RegNo <= X86::XMM31) || in isX86_64ExtendedReg()
728 (RegNo >= X86::YMM8 && RegNo <= X86::YMM15) || in isX86_64ExtendedReg()
729 (RegNo >= X86::YMM24 && RegNo <= X86::YMM31) || in isX86_64ExtendedReg()
730 (RegNo >= X86::ZMM8 && RegNo <= X86::ZMM15) || in isX86_64ExtendedReg()
731 (RegNo >= X86::ZMM24 && RegNo <= X86::ZMM31)) in isX86_64ExtendedReg()
734 switch (RegNo) { in isX86_64ExtendedReg()
753 static inline bool is32ExtendedReg(unsigned RegNo) { in is32ExtendedReg() argument
754 return ((RegNo >= X86::XMM16 && RegNo <= X86::XMM31) || in is32ExtendedReg()
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/PowerPC/Disassembler/ |
| D | PPCDisassembler.cpp | 241 static DecodeStatus decodeRegisterClass(MCInst &Inst, uint64_t RegNo, in decodeRegisterClass() argument
243 assert(RegNo < N && "Invalid register number"); in decodeRegisterClass()
244 Inst.addOperand(MCOperand::createReg(Regs[RegNo])); in decodeRegisterClass()
248 static DecodeStatus DecodeCRRCRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeCRRCRegisterClass() argument
251 return decodeRegisterClass(Inst, RegNo, CRRegs); in DecodeCRRCRegisterClass()
254 static DecodeStatus DecodeCRRC0RegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeCRRC0RegisterClass() argument
257 return decodeRegisterClass(Inst, RegNo, CRRegs); in DecodeCRRC0RegisterClass()
260 static DecodeStatus DecodeCRBITRCRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeCRBITRCRegisterClass() argument
263 return decodeRegisterClass(Inst, RegNo, CRBITRegs); in DecodeCRBITRCRegisterClass()
266 static DecodeStatus DecodeF4RCRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeF4RCRegisterClass() argument
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Sparc/Disassembler/ |
| D | SparcDisassembler.cpp | 155 unsigned RegNo, in DecodeIntRegsRegisterClass() argument
158 if (RegNo > 31) in DecodeIntRegsRegisterClass()
160 unsigned Reg = IntRegDecoderTable[RegNo]; in DecodeIntRegsRegisterClass()
166 unsigned RegNo, in DecodeI64RegsRegisterClass() argument
169 if (RegNo > 31) in DecodeI64RegsRegisterClass()
171 unsigned Reg = IntRegDecoderTable[RegNo]; in DecodeI64RegsRegisterClass()
178 unsigned RegNo, in DecodeFPRegsRegisterClass() argument
181 if (RegNo > 31) in DecodeFPRegsRegisterClass()
183 unsigned Reg = FPRegDecoderTable[RegNo]; in DecodeFPRegsRegisterClass()
190 unsigned RegNo, in DecodeDFPRegsRegisterClass() argument
[all …]
|
| /external/llvm/lib/Target/Sparc/Disassembler/ |
| D | SparcDisassembler.cpp | 153 unsigned RegNo, in DecodeIntRegsRegisterClass() argument
156 if (RegNo > 31) in DecodeIntRegsRegisterClass()
158 unsigned Reg = IntRegDecoderTable[RegNo]; in DecodeIntRegsRegisterClass()
164 unsigned RegNo, in DecodeI64RegsRegisterClass() argument
167 if (RegNo > 31) in DecodeI64RegsRegisterClass()
169 unsigned Reg = IntRegDecoderTable[RegNo]; in DecodeI64RegsRegisterClass()
176 unsigned RegNo, in DecodeFPRegsRegisterClass() argument
179 if (RegNo > 31) in DecodeFPRegsRegisterClass()
181 unsigned Reg = FPRegDecoderTable[RegNo]; in DecodeFPRegsRegisterClass()
188 unsigned RegNo, in DecodeDFPRegsRegisterClass() argument
[all …]
|
| /external/llvm/lib/Target/AArch64/Disassembler/ |
| D | AArch64Disassembler.cpp | 34 unsigned RegNo, uint64_t Address,
37 unsigned RegNo,
40 static DecodeStatus DecodeFPR64RegisterClass(llvm::MCInst &Inst, unsigned RegNo,
43 static DecodeStatus DecodeFPR32RegisterClass(llvm::MCInst &Inst, unsigned RegNo,
46 static DecodeStatus DecodeFPR16RegisterClass(llvm::MCInst &Inst, unsigned RegNo,
49 static DecodeStatus DecodeFPR8RegisterClass(llvm::MCInst &Inst, unsigned RegNo,
52 static DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &Inst, unsigned RegNo,
56 unsigned RegNo, uint64_t Address,
58 static DecodeStatus DecodeGPR32RegisterClass(llvm::MCInst &Inst, unsigned RegNo,
62 unsigned RegNo, uint64_t Address,
[all …]
|
| /external/llvm/lib/Target/PowerPC/Disassembler/ |
| D | PPCDisassembler.cpp | 208 static DecodeStatus decodeRegisterClass(MCInst &Inst, uint64_t RegNo, in decodeRegisterClass() argument
210 assert(RegNo < N && "Invalid register number"); in decodeRegisterClass()
211 Inst.addOperand(MCOperand::createReg(Regs[RegNo])); in decodeRegisterClass()
215 static DecodeStatus DecodeCRRCRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeCRRCRegisterClass() argument
218 return decodeRegisterClass(Inst, RegNo, CRRegs); in DecodeCRRCRegisterClass()
221 static DecodeStatus DecodeCRRC0RegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeCRRC0RegisterClass() argument
224 return decodeRegisterClass(Inst, RegNo, CRRegs); in DecodeCRRC0RegisterClass()
227 static DecodeStatus DecodeCRBITRCRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeCRBITRCRegisterClass() argument
230 return decodeRegisterClass(Inst, RegNo, CRBITRegs); in DecodeCRBITRCRegisterClass()
233 static DecodeStatus DecodeF4RCRegisterClass(MCInst &Inst, uint64_t RegNo, in DecodeF4RCRegisterClass() argument
[all …]
|