Searched refs:RegVTs (Results 1 – 8 of 8) sorted by relevance
/external/swiftshader/third_party/llvm-7.0/llvm/utils/TableGen/ |
D | CodeGenInstruction.cpp | 385 const std::vector<ValueTypeByHwMode> &RegVTs = in HasOneImplicitDefWithKnownVT() local 387 if (RegVTs.size() == 1 && RegVTs[0].isSimple()) in HasOneImplicitDefWithKnownVT() 388 return RegVTs[0].getSimple().SimpleTy; in HasOneImplicitDefWithKnownVT()
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | SelectionDAGBuilder.h | 970 SmallVector<MVT, 4> RegVTs; member 988 RegVTs.append(RHS.RegVTs.begin(), RHS.RegVTs.end()); in append()
|
D | SelectionDAGBuilder.cpp | 620 : ValueVTs(1, valuevt), RegVTs(1, regvt), Regs(regs) {} in RegsForValue() 631 RegVTs.push_back(RegisterVT); in RegsForValue() 657 MVT RegisterVT = RegVTs[Value]; in getCopyFromRegs() 758 MVT RegisterVT = RegVTs[Value]; in getCopyToRegs() 828 MVT RegisterVT = RegVTs[Value]; in AddInlineAsmOperands() 6903 MatchedRegs.RegVTs.push_back(RegVT); in visitInlineAsm()
|
/external/swiftshader/third_party/LLVM/utils/TableGen/ |
D | CodeGenInstruction.cpp | 345 const std::vector<MVT::SimpleValueType> &RegVTs = in HasOneImplicitDefWithKnownVT() local 347 if (RegVTs.size() == 1) in HasOneImplicitDefWithKnownVT() 348 return RegVTs[0]; in HasOneImplicitDefWithKnownVT()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/ |
D | SelectionDAGBuilder.h | 1006 SmallVector<MVT, 4> RegVTs; member 1034 RegVTs.append(RHS.RegVTs.begin(), RHS.RegVTs.end()); in append()
|
D | SelectionDAGBuilder.cpp | 748 : ValueVTs(1, valuevt), RegVTs(1, regvt), Regs(regs), in RegsForValue() 769 RegVTs.push_back(RegisterVT); in RegsForValue() 794 CallConv.getValue(), RegVTs[Value]) in getCopyFromRegs() 795 : RegVTs[Value]; in getCopyFromRegs() 877 CallConv.getValue(), RegVTs[Value]) in getCopyToRegs() 878 : RegVTs[Value]; in getCopyToRegs() 946 assert(Regs.size() == RegVTs.size() && Regs.size() == ValueVTs.size() && in AddInlineAsmOperands() 951 Ops.push_back(DAG.getRegister(Regs[I], RegVTs[I])); in AddInlineAsmOperands() 962 MVT RegisterVT = RegVTs[Value]; in AddInlineAsmOperands() 975 for (auto CountAndVT : zip_first(RegCount, RegVTs)) { in getRegsAndSizes()
|
/external/llvm/utils/TableGen/ |
D | CodeGenInstruction.cpp | 376 const std::vector<MVT::SimpleValueType> &RegVTs = in HasOneImplicitDefWithKnownVT() local 378 if (RegVTs.size() == 1) in HasOneImplicitDefWithKnownVT() 379 return RegVTs[0]; in HasOneImplicitDefWithKnownVT()
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
D | SelectionDAGBuilder.cpp | 566 SmallVector<EVT, 4> RegVTs; member 578 : ValueVTs(1, valuevt), RegVTs(1, regvt), Regs(regs) {} in RegsForValue() 590 RegVTs.push_back(RegisterVT); in RegsForValue() 598 EVT RegisterVT = RegVTs[Value]; in areValueTypesLegal() 608 RegVTs.append(RHS.RegVTs.begin(), RHS.RegVTs.end()); in append() 658 EVT RegisterVT = RegVTs[Value]; in getCopyFromRegs() 742 EVT RegisterVT = RegVTs[Value]; in getCopyToRegs() 808 EVT RegisterVT = RegVTs[Value]; in AddInlineAsmOperands() 6119 MatchedRegs.RegVTs.push_back(RegVT); in visitInlineAsm()
|