Searched refs:ResultOps (Results 1 – 8 of 8) sorted by relevance
| /external/swiftshader/third_party/LLVM/utils/TableGen/ |
| D | DAGISelMatcherGen.cpp | 130 SmallVectorImpl<unsigned> &ResultOps);
132 SmallVectorImpl<unsigned> &ResultOps);
134 SmallVectorImpl<unsigned> &ResultOps);
136 SmallVectorImpl<unsigned> &ResultOps);
138 SmallVectorImpl<unsigned> &ResultOps);
533 SmallVectorImpl<unsigned> &ResultOps){ in EmitResultOfNamedOperand() argument
550 ResultOps.push_back(SlotNo+i); in EmitResultOfNamedOperand()
563 ResultOps.push_back(NextRecordedOperandNo++); in EmitResultOfNamedOperand()
568 ResultOps.push_back(SlotNo); in EmitResultOfNamedOperand()
572 SmallVectorImpl<unsigned> &ResultOps) { in EmitResultLeafAsOperand() argument
[all …]
|
| /external/swiftshader/third_party/llvm-7.0/llvm/utils/TableGen/ |
| D | DAGISelMatcherGen.cpp | 134 SmallVectorImpl<unsigned> &ResultOps);
136 SmallVectorImpl<unsigned> &ResultOps);
138 SmallVectorImpl<unsigned> &ResultOps);
140 SmallVectorImpl<unsigned> &ResultOps);
142 SmallVectorImpl<unsigned> &ResultOps);
579 SmallVectorImpl<unsigned> &ResultOps){ in EmitResultOfNamedOperand() argument
586 ResultOps.push_back(SlotNo - 1 + i); in EmitResultOfNamedOperand()
600 ResultOps.push_back(NextRecordedOperandNo++); in EmitResultOfNamedOperand()
606 ResultOps.push_back(SlotNo + i); in EmitResultOfNamedOperand()
610 SmallVectorImpl<unsigned> &ResultOps) { in EmitResultLeafAsOperand() argument
[all …]
|
| /external/llvm/utils/TableGen/ |
| D | DAGISelMatcherGen.cpp | 134 SmallVectorImpl<unsigned> &ResultOps);
136 SmallVectorImpl<unsigned> &ResultOps);
138 SmallVectorImpl<unsigned> &ResultOps);
140 SmallVectorImpl<unsigned> &ResultOps);
142 SmallVectorImpl<unsigned> &ResultOps);
574 SmallVectorImpl<unsigned> &ResultOps){ in EmitResultOfNamedOperand() argument
581 ResultOps.push_back(SlotNo - 1 + i); in EmitResultOfNamedOperand()
595 ResultOps.push_back(NextRecordedOperandNo++); in EmitResultOfNamedOperand()
601 ResultOps.push_back(SlotNo + i); in EmitResultOfNamedOperand()
605 SmallVectorImpl<unsigned> &ResultOps) { in EmitResultLeafAsOperand() argument
[all …]
|
| /external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
| D | TargetLowering.cpp | 3113 std::vector<SDValue> ResultOps; in ChooseConstraint() local
3115 ResultOps, *DAG); in ChooseConstraint()
3116 if (!ResultOps.empty()) { in ChooseConstraint()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | TargetLowering.cpp | 2722 std::vector<SDValue> ResultOps; in ChooseConstraint() local
2724 ResultOps, *DAG); in ChooseConstraint()
2725 if (!ResultOps.empty()) { in ChooseConstraint()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/ |
| D | TargetLowering.cpp | 3357 std::vector<SDValue> ResultOps; in ChooseConstraint() local
3359 ResultOps, *DAG); in ChooseConstraint()
3360 if (!ResultOps.empty()) { in ChooseConstraint()
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 13962 SDValue ResultOps[] = { Low32, High32 }; in FP_TO_INTHelper() local
13965 ? DAG.getNode(ISD::BUILD_PAIR, DL, MVT::i64, ResultOps) in FP_TO_INTHelper()
13966 : DAG.getMergeValues(ResultOps, DL); in FP_TO_INTHelper()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 16879 SDValue ResultOps[] = { Low32, High32 }; in FP_TO_INTHelper() local
16882 ? DAG.getNode(ISD::BUILD_PAIR, DL, MVT::i64, ResultOps) in FP_TO_INTHelper()
16883 : DAG.getMergeValues(ResultOps, DL); in FP_TO_INTHelper()
|