| /external/harfbuzz_ng/src/ |
| D | hb-ot-shape-complex-hangul.cc | 102 #define SBase 0xAC00u macro
109 #define isCombinedS(u) (hb_in_range<hb_codepoint_t> ((u), SBase, SBase+SCount-1))
266 hb_codepoint_t s = SBase + (l - LBase) * NCount + (v - VBase) * TCount + tindex; in preprocess_text_hangul()
305 unsigned int lindex = (s - SBase) / NCount; in preprocess_text_hangul()
306 unsigned int nindex = (s - SBase) % NCount; in preprocess_text_hangul()
|
| /external/python/cpython2/Modules/ |
| D | unicodedata.c | 486 #define SBase 0xAC00 macro
539 if (SBase <= code && code < (SBase+SCount)) { in nfd_nfkd()
540 int SIndex = code - SBase; in nfd_nfkd()
673 code = SBase + (LIndex*VCount+VIndex)*TCount; in nfc_nfkc()
912 if (SBase <= code && code < SBase+SCount) { in _getucname()
914 int SIndex = code - SBase; in _getucname()
1036 *code = SBase + (L*VCount+V)*TCount + T; in _getcode()
|
| /external/python/cpython3/Modules/ |
| D | unicodedata.c | 475 #define SBase 0xAC00 macro
539 if (SBase <= code && code < (SBase+SCount)) { in nfd_nfkd()
540 int SIndex = code - SBase; in nfd_nfkd()
690 code = SBase + (LIndex*VCount+VIndex)*TCount; in nfc_nfkc()
973 if (SBase <= code && code < SBase+SCount) { in _getucname()
975 int SIndex = code - SBase; in _getucname()
1117 *code = SBase + (L*VCount+V)*TCount + T; in _getcode()
|
| /external/icu/android_icu4j/src/main/tests/android/icu/dev/test/normalizer/ |
| D | NormalizerBuilder.java | 234 first = (char)(SBase + SIndex - TIndex); in buildDecompositionTables()
241 value = SIndex + SBase; in buildDecompositionTables()
252 SBase = 0xAC00, LBase = 0x1100, VBase = 0x1161, TBase = 0x11A7, field in NormalizerBuilder
|
| /external/icu/icu4j/main/tests/core/src/com/ibm/icu/dev/test/normalizer/ |
| D | NormalizerBuilder.java | 233 first = (char)(SBase + SIndex - TIndex); in buildDecompositionTables()
240 value = SIndex + SBase; in buildDecompositionTables()
251 SBase = 0xAC00, LBase = 0x1100, VBase = 0x1161, TBase = 0x11A7, field in NormalizerBuilder
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUISelDAGToDAG.cpp | 124 bool SelectSMRD(SDValue Addr, SDValue &SBase, SDValue &Offset,
126 bool SelectSMRDImm(SDValue Addr, SDValue &SBase, SDValue &Offset) const;
127 bool SelectSMRDImm32(SDValue Addr, SDValue &SBase, SDValue &Offset) const;
128 bool SelectSMRDSgpr(SDValue Addr, SDValue &SBase, SDValue &Offset) const;
1123 bool AMDGPUDAGToDAGISel::SelectSMRD(SDValue Addr, SDValue &SBase, in SelectSMRD() argument
1132 SBase = N0; in SelectSMRD()
1136 SBase = Addr; in SelectSMRD()
1142 bool AMDGPUDAGToDAGISel::SelectSMRDImm(SDValue Addr, SDValue &SBase, in SelectSMRDImm() argument
1145 return SelectSMRD(Addr, SBase, Offset, Imm) && Imm; in SelectSMRDImm()
1148 bool AMDGPUDAGToDAGISel::SelectSMRDImm32(SDValue Addr, SDValue &SBase, in SelectSMRDImm32() argument
[all …]
|
| D | SIInstrInfo.cpp | 2199 MachineOperand *SBase = getNamedOperand(MI, AMDGPU::OpName::sbase); in legalizeOperandsSMRD() local
2200 if (SBase && !RI.isSGPRClass(MRI.getRegClass(SBase->getReg()))) { in legalizeOperandsSMRD()
2201 unsigned SGPR = readlaneVGPRToSGPR(SBase->getReg(), MI, MRI); in legalizeOperandsSMRD()
2202 SBase->setReg(SGPR); in legalizeOperandsSMRD()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUISelDAGToDAG.cpp | 163 bool SelectSMRD(SDValue Addr, SDValue &SBase, SDValue &Offset,
165 bool SelectSMRDImm(SDValue Addr, SDValue &SBase, SDValue &Offset) const;
166 bool SelectSMRDImm32(SDValue Addr, SDValue &SBase, SDValue &Offset) const;
167 bool SelectSMRDSgpr(SDValue Addr, SDValue &SBase, SDValue &Offset) const;
1450 bool AMDGPUDAGToDAGISel::SelectSMRD(SDValue Addr, SDValue &SBase, in SelectSMRD() argument
1463 SBase = Expand32BitAddress(N0); in SelectSMRD()
1467 SBase = Expand32BitAddress(Addr); in SelectSMRD()
1473 bool AMDGPUDAGToDAGISel::SelectSMRDImm(SDValue Addr, SDValue &SBase, in SelectSMRDImm() argument
1476 return SelectSMRD(Addr, SBase, Offset, Imm) && Imm; in SelectSMRDImm()
1479 bool AMDGPUDAGToDAGISel::SelectSMRDImm32(SDValue Addr, SDValue &SBase, in SelectSMRDImm32() argument
[all …]
|
| D | SIInstrInfo.cpp | 3439 MachineOperand *SBase = getNamedOperand(MI, AMDGPU::OpName::sbase); in legalizeOperandsSMRD() local
3440 if (SBase && !RI.isSGPRClass(MRI.getRegClass(SBase->getReg()))) { in legalizeOperandsSMRD()
3441 unsigned SGPR = readlaneVGPRToSGPR(SBase->getReg(), MI, MRI); in legalizeOperandsSMRD()
3442 SBase->setReg(SGPR); in legalizeOperandsSMRD()
|