Home
last modified time | relevance | path

Searched refs:SC_CLKCTRL4 (Results 1 – 6 of 6) sorted by relevance

/external/u-boot/arch/arm/mach-uniphier/clk/
Dclk-dram-pro5.c29 tmp = readl(SC_CLKCTRL4); in uniphier_pro5_dram_clk_init()
32 writel(tmp, SC_CLKCTRL4); in uniphier_pro5_dram_clk_init()
33 readl(SC_CLKCTRL4); /* dummy read */ in uniphier_pro5_dram_clk_init()
Dclk-dram-pxs2.c27 tmp = readl(SC_CLKCTRL4); in uniphier_pxs2_dram_clk_init()
30 writel(tmp, SC_CLKCTRL4); in uniphier_pxs2_dram_clk_init()
31 readl(SC_CLKCTRL4); /* dummy read */ in uniphier_pxs2_dram_clk_init()
Dclk-ld11.c41 tmp = readl(SC_CLKCTRL4); in uniphier_ld11_clk_init()
43 writel(tmp, SC_CLKCTRL4); in uniphier_ld11_clk_init()
/external/u-boot/arch/arm/mach-uniphier/debug-uart/
Ddebug-uart-ld20.c29 tmp = readl(SC_CLKCTRL4); in uniphier_ld20_debug_uart_init()
31 writel(tmp, SC_CLKCTRL4); in uniphier_ld20_debug_uart_init()
/external/u-boot/arch/arm/mach-uniphier/
Dsc64-regs.h23 #define SC_CLKCTRL4 (SC_BASE_ADDR | 0x210c) macro
Dsc-regs.h86 #define SC_CLKCTRL4 (SC_BASE_ADDR | 0x210c) macro