Home
last modified time | relevance | path

Searched refs:SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_RESETDELAYEN_SET (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/arm/mach-socfpga/include/mach/
Dsdram_gen5.h404 #define SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_RESETDELAYEN_SET(x) \ macro
/external/u-boot/drivers/ddr/altera/
Dsequencer.c3638 reg |= SDR_CTRLGRP_PHYCTRL_PHYCTRL_0_RESETDELAYEN_SET(0); in initialize_hps_phy()