/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Mips/longbranch/ |
D | branch-limits-msa.mir | 264 ; MSA: renamable $w0 = SHF_W killed renamable $w0, 177 289 ; PIC: renamable $w0 = SHF_W killed renamable $w0, 177 326 renamable $w0 = SHF_W killed renamable $w0, 177 494 ; MSA: renamable $w0 = SHF_W killed renamable $w0, 177 518 ; PIC: renamable $w0 = SHF_W killed renamable $w0, 177 554 renamable $w0 = SHF_W killed renamable $w0, 177 831 ; MSA: renamable $w0 = SHF_W killed renamable $w0, 177 856 ; PIC: renamable $w0 = SHF_W killed renamable $w0, 177 893 renamable $w0 = SHF_W killed renamable $w0, 177 1061 ; MSA: renamable $w0 = SHF_W killed renamable $w0, 177 [all …]
|
/external/v8/src/mips/ |
D | constants-mips.h | 784 SHF_W = ((2U << 24) + 2), enumerator
|
D | disasm-mips.cc | 2082 case SHF_W: in DecodeTypeMsaI8()
|
D | assembler-mips.cc | 3340 V(shf_w, SHF_W)
|
D | simulator-mips.cc | 4412 case SHF_W: in DecodeTypeMsaI8()
|
/external/v8/src/mips64/ |
D | constants-mips64.h | 818 SHF_W = ((2U << 24) + 2), enumerator
|
D | disasm-mips64.cc | 2396 case SHF_W: in DecodeTypeMsaI8()
|
D | assembler-mips64.cc | 3657 V(shf_w, SHF_W)
|
D | simulator-mips64.cc | 4623 case SHF_W: in DecodeTypeMsaI8()
|
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/Mips/ |
D | MipsGenGlobalISel.inc | 3005 …[v2i64] } v16i8:{ *:[v16i8] }:$src) => (COPY_TO_REGCLASS:{ *:[v2i64] } (SHF_W:{ *:[v4i32] } (COP… 3023 GIR_BuildMI, /*InsnID*/1, /*Opcode*/Mips::SHF_W, 3040 …[v2f64] } v16i8:{ *:[v16i8] }:$src) => (COPY_TO_REGCLASS:{ *:[v2f64] } (SHF_W:{ *:[v4i32] } (COP… 3058 GIR_BuildMI, /*InsnID*/1, /*Opcode*/Mips::SHF_W, 3171 …[v2i64] } v4i32:{ *:[v4i32] }:$src) => (COPY_TO_REGCLASS:{ *:[v2i64] } (SHF_W:{ *:[v4i32] } (COP… 3178 GIR_BuildMI, /*InsnID*/1, /*Opcode*/Mips::SHF_W, 3195 …[v2f64] } v4i32:{ *:[v4i32] }:$src) => (COPY_TO_REGCLASS:{ *:[v2f64] } (SHF_W:{ *:[v4i32] } (COP… 3202 GIR_BuildMI, /*InsnID*/1, /*Opcode*/Mips::SHF_W, 3219 …[v2i64] } v4f32:{ *:[v4f32] }:$src) => (COPY_TO_REGCLASS:{ *:[v2i64] } (SHF_W:{ *:[v4i32] } (COP… 3226 GIR_BuildMI, /*InsnID*/1, /*Opcode*/Mips::SHF_W, [all …]
|
D | MipsGenDAGISel.inc | 25457 /* 47428*/ OPC_EmitNode1, TARGET_VAL(Mips::SHF_W), 0, 25463 …// Dst: (COPY_TO_REGCLASS:{ *:[v2i64] } (SHF_W:{ *:[v4i32] } (COPY_TO_REGCLASS:{ *:[v4i32] } v4f32… 25479 /* 47483*/ OPC_EmitNode1, TARGET_VAL(Mips::SHF_W), 0, 25485 …// Dst: (COPY_TO_REGCLASS:{ *:[v2f64] } (SHF_W:{ *:[v4i32] } (COPY_TO_REGCLASS:{ *:[v4i32] } v4f32… 25530 /* 47619*/ OPC_EmitNode1, TARGET_VAL(Mips::SHF_W), 0, 25536 …// Dst: (COPY_TO_REGCLASS:{ *:[v16i8] } (SHF_W:{ *:[v4i32] } (COPY_TO_REGCLASS:{ *:[v4i32] } (SHF_… 25574 /* 47728*/ OPC_EmitNode1, TARGET_VAL(Mips::SHF_W), 0, 25580 …// Dst: (COPY_TO_REGCLASS:{ *:[v4i32] } (SHF_W:{ *:[v4i32] } (COPY_TO_REGCLASS:{ *:[v4i32] } v2f64… 25596 /* 47783*/ OPC_EmitNode1, TARGET_VAL(Mips::SHF_W), 0, 25602 …// Dst: (COPY_TO_REGCLASS:{ *:[v4f32] } (SHF_W:{ *:[v4i32] } (COPY_TO_REGCLASS:{ *:[v4i32] } v2f64… [all …]
|
D | MipsGenAsmWriter.inc | 3494 268460090U, // SHF_W 6125 6U, // SHF_W 6966 // ANDI_B, NORI_B, ORI_B, RDHWR, RDHWR64, RDHWR_MM, SHF_B, SHF_H, SHF_W, ...
|
D | MipsGenMCCodeEmitter.inc | 2279 UINT64_C(2046820354), // SHF_W 6944 case Mips::SHF_W: 10005 Feature_HasStdEnc | Feature_HasMSA | 0, // SHF_W = 2266
|
D | MipsGenInstrInfo.inc | 2281 SHF_W = 2266, 6326 …6, 3, 1, 4, 523, 0, 0x6ULL, nullptr, nullptr, OperandInfo156, -1 ,nullptr }, // Inst #2266 = SHF_W
|
D | MipsGenDisassemblerTables.inc | 3818 /* 5275 */ MCD::OPC_Decode, 218, 17, 234, 1, // Opcode: SHF_W
|
D | MipsGenAsmMatcher.inc | 7217 …{ 8048 /* shf.w */, Mips::SHF_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm8_01_2, Fe…
|
/external/llvm/lib/Target/Mips/ |
D | MipsMSAInstrInfo.td | 3391 def SHF_W : SHF_W_ENC, SHF_W_DESC; 3637 (SHF_W 3654 MSABitconvertReverseHalvesPat<DstVT, SrcVT, DstRC, SHF_W, MSA128W>;
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
D | MipsMSAInstrInfo.td | 3412 def SHF_W : SHF_W_ENC, SHF_W_DESC; 3658 (SHF_W 3675 MSABitconvertReverseHalvesPat<DstVT, SrcVT, DstRC, SHF_W, MSA128W>;
|
/external/capstone/arch/Mips/ |
D | MipsGenAsmWriter.inc | 1425 570449099U, // SHF_W 3139 0U, // SHF_W
|
D | MipsGenDisassemblerTables.inc | 1354 /* 3924 */ MCD_OPC_Decode, 128, 11, 98, // Opcode: SHF_W
|