Home
last modified time | relevance | path

Searched refs:SPLL (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/arm/mach-exynos/include/mach/
Dclk.h17 #define SPLL 7 macro
/external/u-boot/arch/arm/mach-exynos/
Dclock.c126 pllreg == SPLL) in exynos_get_pll_clk()
332 case SPLL: in exynos542x_get_pll_clk()
531 sclk = exynos542x_get_pll_clk(SPLL); in exynos542x_get_periph_rate()
1013 sclk = get_pll_clk(SPLL); in exynos5420_get_lcd_clk()
1049 const int reg_map[] = {0, CPLL, DPLL, MPLL, SPLL, IPLL, EPLL, in exynos5800_get_lcd_clk()