Home
last modified time | relevance | path

Searched refs:SPSR_fiq (Results 1 – 15 of 15) sorted by relevance

/external/llvm/test/MC/ARM/
Dmove-banked-regs.s41 @ CHECK-ARM: mrs r3, SPSR_fiq @ encoding: [0x00,0x32,0x4e,0xe1]
49 @ CHECK-THUMB: mrs r3, SPSR_fiq @ encoding: [0xfe,0xf3,0x20,0x83]
151 @ CHECK-ARM: msr SPSR_fiq, r3 @ encoding: [0x03,0xf2,0x6e,0xe1]
159 @ CHECK-THUMB: msr SPSR_fiq, r3 @ encoding: [0x93,0xf3,0x20,0x8e]
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/ARM/
Dmove-banked-regs.s41 @ CHECK-ARM: mrs r3, SPSR_fiq @ encoding: [0x00,0x32,0x4e,0xe1]
49 @ CHECK-THUMB: mrs r3, SPSR_fiq @ encoding: [0xfe,0xf3,0x20,0x83]
151 @ CHECK-ARM: msr SPSR_fiq, r3 @ encoding: [0x03,0xf2,0x6e,0xe1]
159 @ CHECK-THUMB: msr SPSR_fiq, r3 @ encoding: [0x93,0xf3,0x20,0x8e]
/external/llvm/test/MC/Disassembler/ARM/
Dmove-banked-regs-thumb.txt33 @ CHECK: mrs r3, SPSR_fiq
110 @ CHECK: msr SPSR_fiq, r3
Dmove-banked-regs-arm.txt34 @ CHECK: mrs r3, SPSR_fiq
108 @ CHECK: msr SPSR_fiq, r3
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/ARM/
Dmove-banked-regs-thumb.txt33 @ CHECK: mrs r3, SPSR_fiq
110 @ CHECK: msr SPSR_fiq, r3
Dmove-banked-regs-arm.txt34 @ CHECK: mrs r3, SPSR_fiq
108 @ CHECK: msr SPSR_fiq, r3
/external/vixl/src/aarch32/
Dinstructions-aarch32.cc342 case SPSR_fiq: in GetName()
Dinstructions-aarch32.h815 SPSR_fiq = 0x2e, enumerator
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/
Dbasic-a64-instructions.s3809 msr SPSR_fiq, x12
4357 mrs x9, SPSR_fiq
/external/llvm/test/MC/AArch64/
Dbasic-a64-instructions.s3826 msr SPSR_fiq, x12
4374 mrs x9, SPSR_fiq
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/AArch64/
DAArch64GenSystemOperands.inc388 SPSR_fiq = 57883,
2215 { "SPSR_fiq", 0xE21B, true, true, {} }, // 233
/external/llvm/lib/Target/AArch64/
DAArch64SystemOperands.td577 def : RWSysReg<"SPSR_fiq", 0b11, 0b100, 0b0100, 0b0011, 0b011>;
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64SystemOperands.td747 def : RWSysReg<"SPSR_fiq", 0b11, 0b100, 0b0100, 0b0011, 0b011>;
/external/llvm/test/MC/Disassembler/AArch64/
Dbasic-a64-instructions.txt3299 # CHECK: msr {{SPSR_fiq|SPSR_FIQ}}, x12
3591 # CHECK: mrs x9, {{SPSR_fiq|SPSR_FIQ}}
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/AArch64/
Dbasic-a64-instructions.txt3283 # CHECK: msr {{SPSR_fiq|SPSR_FIQ}}, x12
3576 # CHECK: mrs x9, {{SPSR_fiq|SPSR_FIQ}}