Home
last modified time | relevance | path

Searched refs:SSCG_PLL_FEEDBACK_DIV_F1_MASK (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/arm/include/asm/arch-mx8m/
Dclock.h567 #define SSCG_PLL_FEEDBACK_DIV_F1_MASK (0x3f << 13) macro
570 SSCG_PLL_FEEDBACK_DIV_F1_MASK)
/external/u-boot/arch/arm/mach-imx/mx8m/
Dclock.c228 divf1 = (pll_cfg2 & SSCG_PLL_FEEDBACK_DIV_F1_MASK) >> in decode_sscg_pll()