Home
last modified time | relevance | path

Searched refs:SUB4 (Results 1 – 12 of 12) sorted by relevance

/external/libvpx/libvpx/vpx_dsp/mips/
Dfwd_dct32x32_msa.c87 SUB4(vec0, vec7, vec1, vec6, vec2, vec5, vec3, vec4, vec7, vec6, vec5, vec4); in fdct8x32_1d_column_even_store()
119 SUB4(in8, vec3, in15, vec4, in3, in2, in0, in1, in3, in0, vec2, vec5); in fdct8x32_1d_column_even_store()
198 SUB4(in17, in18, in16, in19, in31, in28, in30, in29, in23, in26, in24, in20); in fdct8x32_1d_column_odd_store()
218 SUB4(in23, in20, in22, in21, in25, in26, in24, in27, in28, in17, in18, in31); in fdct8x32_1d_column_odd_store()
345 SUB4(vec3, vec4, vec2, vec5, vec1, vec6, vec0, vec7, vec4, vec5, vec6, vec7); in fdct8x32_1d_row_even_4x()
378 SUB4(in8, vec3, in15, vec4, in3, in2, in0, in1, in3, in0, vec2, vec5); in fdct8x32_1d_row_even_4x()
418 SUB4(vec3, vec4, vec2, vec5, vec1, vec6, vec0, vec7, vec4, vec5, vec6, vec7); in fdct8x32_1d_row_even()
450 SUB4(in8, vec3, in15, vec4, in3, in2, in0, in1, in3, in0, vec2, vec5) in fdct8x32_1d_row_even()
534 SUB4(in17, in18, in16, in19, in31, in28, in30, in29, in23, in26, in24, in20); in fdct8x32_1d_row_odd()
564 SUB4(in23, in20, in22, in21, in25, in26, in24, in27, in28, in17, in18, in31); in fdct8x32_1d_row_odd()
[all …]
Didct32x32_msa.c189 SUB4(reg1, reg2, reg6, reg5, reg0, reg3, reg7, reg4, vec0, vec1, vec2, vec3); in idct32x8_row_odd_process_store()
493 SUB4(reg1, reg2, reg6, reg5, reg0, reg3, reg7, reg4, vec0, vec1, vec2, vec3); in idct8x32_column_odd_process_store()
558 SUB4(loc0, vec3, loc1, vec2, loc2, vec1, loc3, vec0, m6, m2, m4, m0); in idct8x32_column_butterfly_addblk()
577 SUB4(loc0, vec3, loc1, vec2, loc2, vec1, loc3, vec0, m7, m3, m5, m1); in idct8x32_column_butterfly_addblk()
596 SUB4(loc0, vec3, loc1, vec2, loc2, vec1, loc3, vec0, n6, n2, n4, n0); in idct8x32_column_butterfly_addblk()
615 SUB4(loc0, vec3, loc1, vec2, loc2, vec1, loc3, vec0, n7, n3, n5, n1); in idct8x32_column_butterfly_addblk()
Dinv_txfm_msa.h275 SUB4(r0_m, r4_m, r1_m, r5_m, r2_m, r6_m, r3_m, r7_m, m0_m, m1_m, m2_m, \
293 SUB4(r0_m, r4_m, r1_m, r5_m, r2_m, r6_m, r3_m, r7_m, m0_m, m1_m, m2_m, \
311 SUB4(r0_m, r6_m, r1_m, r7_m, r2_m, r4_m, r3_m, r5_m, m0_m, m1_m, m2_m, \
Dfwd_txfm_msa.c55 SUB4(in0, in15, in1, in14, in2, in13, in3, in12, in15, in14, in13, in12); in fdct8x16_1d_column()
56 SUB4(in4, in11, in5, in10, in6, in9, in7, in8, in11, in10, in9, in8); in fdct8x16_1d_column()
Didct16x16_msa.c34 SUB4(reg2, loc1, reg14, loc0, reg6, loc3, reg10, loc2, reg0, reg12, reg4, in vpx_idct16_1d_rows_msa()
Dmacros_msa.h1576 #define SUB4(in0, in1, in2, in3, in4, in5, in6, in7, out0, out1, out2, out3) \ macro
/external/libaom/libaom/av1/encoder/mips/msa/
Dtemporal_filter_msa.c67 SUB4(cnst16, mod0_w, cnst16, mod1_w, cnst16, mod2_w, cnst16, mod3_w, mod0_w, in temporal_filter_apply_8size_msa()
114 SUB4(cnst16, mod0_w, cnst16, mod1_w, cnst16, mod2_w, cnst16, mod3_w, mod0_w, in temporal_filter_apply_8size_msa()
191 SUB4(cnst16, mod0_w, cnst16, mod1_w, cnst16, mod2_w, cnst16, mod3_w, mod0_w, in temporal_filter_apply_16size_msa()
238 SUB4(cnst16, mod0_w, cnst16, mod1_w, cnst16, mod2_w, cnst16, mod3_w, mod0_w, in temporal_filter_apply_16size_msa()
/external/libvpx/libvpx/vp8/encoder/mips/msa/
Dtemporal_filter_msa.c57 SUB4(const16, mod0_w, const16, mod1_w, const16, mod2_w, const16, mod3_w, in temporal_filter_apply_16size_msa()
95 SUB4(const16, mod0_w, const16, mod1_w, const16, mod2_w, const16, mod3_w, in temporal_filter_apply_16size_msa()
177 SUB4(const16, mod0_w, const16, mod1_w, const16, mod2_w, const16, mod3_w, in temporal_filter_apply_8size_msa()
217 SUB4(const16, mod0_w, const16, mod1_w, const16, mod2_w, const16, mod3_w, in temporal_filter_apply_8size_msa()
/external/webp/src/dsp/
Drescaler_msa.c281 SUB4(src0, frac0, src1, frac1, src2, frac2, src3, frac3,
Dmsa_macro.h1197 #define SUB4(in0, in1, in2, in3, in4, in5, in6, in7, \ macro
/external/libvpx/libvpx/vp8/common/mips/msa/
Dvp8_macros_msa.h1473 #define SUB4(in0, in1, in2, in3, in4, in5, in6, in7, out0, out1, out2, out3) \ macro
/external/libaom/libaom/aom_dsp/mips/
Dmacros_msa.h1680 #define SUB4(in0, in1, in2, in3, in4, in5, in6, in7, out0, out1, out2, out3) \ macro