Home
last modified time | relevance | path

Searched refs:SW1 (Results 1 – 25 of 33) sorted by relevance

12

/external/u-boot/board/freescale/ls1088a/
DREADME16 SW1 0011 0001
23 SW1 0010 0000
30 SW1 0010 0000
72 SW1 0001 0010
76 SW1 0011 0001
80 SW1 0010 0000
84 SW1 0010 0000
88 SW1 0010 0100
/external/u-boot/board/freescale/t104xrdb/
DREADME286 SW1: 00010011
291 SW1: 10001000
296 SW1: 00100010
301 SW1: 00100000
308 SW1: 00010011
313 SW1: 10001000
318 SW1: 00100010
323 SW1: 00100000
/external/u-boot/board/freescale/p2041rdb/
DREADME37 SW1[1-5] = 10110
60 SW1[1-5] = 01100
85 SW1[1-5] = 10100
/external/u-boot/doc/
DREADME.pblimage41 Change SW1[1:5] = off off on off on.
49 Change SW1[1:5] = off off on on off.
58 Change SW1[1:5] = off on off off on
DREADME.b4860qds122 SW1 OFF [0] OFF [0] OFF [0] OFF [0] OFF [0] OFF [0] OFF [0] OFF [0]
134 SW1 [1.1] = 0
138 SW1 [1.1] = 1
147 SW1 OFF[0] OFF [0] OFF [0] OFF [0] OFF [0] OFF [0] OFF [0] OFF [0]
159 SW1 [1.1] = 0
163 SW1 [1.1] = 1
DREADME.mpc85xxcds132 SW1=01101100
157 SW1=10001111
171 SW1=11111101
/external/u-boot/board/kobol/helios4/
DREADME23 Before powering up the board, boot selection should be done via the SW1 dip
37 Set the SW1 DIP switches to UART boot (see above).
/external/u-boot/board/solidrun/clearfog/
DREADME23 Before powering up the board, boot selection should be done via the SW1 dip
42 Set the SW1 DIP switches to UART boot (see above).
/external/u-boot/board/freescale/mx35pdk/
DREADME14 switch the boot device with the switches SW1-SW2 on the Personality board,
77 (SW1-SW2) and on the DEBUG board (SW4-SW10).
106 SW1 all off
/external/u-boot/board/freescale/p1010rdb/
DREADME.P1010RDB-PB64 SW1[1:8]= 10101010
91 SW1[4:7] SW5[1] SW5[5:8] SW2[2] Core(MHz) Platform(MHz) DDR(MT/s)
153 set SW1[8]=0, SW4[1:4]= 1111 and SW3[3:4]= 00, then power on the board
157 set SW1[8]=1, SW4[1:4]= 1111 and SW3[3:4]= 00, then power on the board
DREADME.P1010RDB-PA125 or set SW1[8]= ON
127 SW1[8]= OFF: Upper bank used for booting start
128 SW1[8]= ON: Lower bank used for booting start
/external/u-boot/board/freescale/t208xrdb/
DREADME141 SW1[1:8] = '00010011'
154 set SW1[1:8] = '00010011', SW2[1] = '1', SW3[4] = '0' for NOR boot
173 set SW1[1:8] = '10000010', SW2[1] = '1', SW3[4] = '1' for NAND boot
184 set SW1[1:8] = '00100010', SW2[1] ='1' for SPI boot
193 set SW1[1:8] = '00100000', SW2[1] = '0' for SD boot
/external/u-boot/board/freescale/t102xrdb/
DREADME194 set SW1[1:8] = '00010011', SW2[1] = '1', SW3[4] = '0' for NOR boot
196 set SW1[1:8] = '00010111', SW2[1] = '1', SW3[4] = '0' for NOR boot
223 set SW1[1:8] = '10000010', SW2[1] = '1', SW3[4] = '1' for NAND boot
237 set SW1[1:8] = '00100010', SW2[1] ='1' for SPI boot
248 set SW1[1:8] = '00100000', SW2[1] = '0' for SD boot
/external/u-boot/board/liebherr/display5/
Ddisplay5.c50 #define SW1 IMX_GPIO_NR(2, 5) macro
63 SW0, SW1, SW2, SW3
/external/u-boot/include/power/
Dmc34vr500_pmic.h165 SW1 = 0, enumerator
/external/u-boot/board/freescale/t208xqds/
DREADME171 set SW1[1:8] = '00010011', SW2[1] = '1', SW6[1:4] = '0000' for NOR boot
190 set SW1[1:8] = '10000010', SW2[1] = '0' and SW6[1:4] = '1001' for NAND boot
201 set SW1[1:8] = '00100010', SW2[1] ='1' for SPI boot
212 set SW1[1:8] = '00100000', SW2[1] = '0' for SD boot
/external/u-boot/board/freescale/m54455evb/
DREADME182 3.1 SW1 Pin3: 0 - Boot from Atmel or 1 - INTEL
183 SW1 Pin4: 0 - ULPI chip not in reset state or 1 - ULPI chip in reset state
184 SW1 Pin5: 0 - Full ATA Bus enabled, FEC Phy1 powered down
186 SW1 Pin6: 0 - FEC Phy0 active or 1 - FEC Phy0 powered down
187 SW1 Pin3: 0 - Boot from Atmel or 1 - INTEL
/external/u-boot/board/freescale/t102xqds/
DREADME220 set SW1[1:8] = '00010011', SW2[1] = '1', SW6[1:4] = '0000' for NOR boot
239 set SW1[1:8] = '10000010', SW2[1] = '0' and SW6[1:4] = '1001' for NAND boot
250 set SW1[1:8] = '00100010', SW2[1] ='1' for SPI boot
261 set SW1[1:8] = '00100000', SW2[1] = '0' for SD boot
/external/u-boot/board/freescale/mpc8641hpcn/
DREADME24 SW1(1-5) = 01100 CONFIG_SYS_COREPLL = 01000 :: CORE = 2:1
30 SW1(6-8) = 001 CONFIG_SYS_SYSCLK = 000 :: SYSCLK = 33MHz
/external/u-boot/board/ti/ks2_evm/
DREADME97 to configure SW1 dip switch to use "No Boot/JTAG DSP Little Endian Boot Mode"
148 Once U-Boot prompt is available, Power OFF the EVM. Set the SW1 dip switch
168 Once U-Boot prompt is available, Power OFF the EVM. Set the SW1 dip switch
/external/u-boot/arch/arm/dts/
Dimx7ulp-evk.dts107 sw1_reg: SW1 {
108 regulator-name = "SW1";
/external/u-boot/board/freescale/t4qds/
DREADME188 SW1[1:8] = 10000010
193 SW1[1:8] = 00100000
/external/python/cpython2/Lib/plat-irix6/
DDEVICE.py195 SW1 = 112 variable
/external/python/cpython2/Lib/plat-irix5/
DDEVICE.py195 SW1 = 112 variable
/external/u-boot/board/boundary/nitrogen6x/
DREADME.mx6qsabrelite34 the board). Make sure SW1 switch is at position "00", so that it can boot

12