Home
last modified time | relevance | path

Searched refs:SZ_4K (Results 1 – 13 of 13) sorted by relevance

/external/u-boot/drivers/mtd/nand/
Dnand_ids.c28 LEGACY_ID_NAND("NAND 1MiB 5V 8-bit", 0x6e, 1, SZ_4K, SP_OPTIONS),
29 LEGACY_ID_NAND("NAND 2MiB 5V 8-bit", 0x64, 2, SZ_4K, SP_OPTIONS),
30 LEGACY_ID_NAND("NAND 1MiB 3,3V 8-bit", 0xe8, 1, SZ_4K, SP_OPTIONS),
31 LEGACY_ID_NAND("NAND 1MiB 3,3V 8-bit", 0xec, 1, SZ_4K, SP_OPTIONS),
32 LEGACY_ID_NAND("NAND 2MiB 3,3V 8-bit", 0xea, 2, SZ_4K, SP_OPTIONS),
48 SZ_4K, SZ_512, SZ_256K, 0, 8, 224, NAND_ECC_INFO(4, SZ_512) },
51 SZ_4K, SZ_512, SZ_256K, 0, 8, 256, NAND_ECC_INFO(8, SZ_512) },
54 SZ_4K, SZ_1K, SZ_256K, 0, 8, 232, NAND_ECC_INFO(4, SZ_512) },
57 SZ_8K, SZ_4K, SZ_1M, 0, 8, 640, NAND_ECC_INFO(40, SZ_1K) },
/external/u-boot/include/configs/
Dat91rm9200ek.h174 SZ_4K)
176 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_4K \
Demdk.h27 #define CONFIG_ENV_SIZE SZ_4K
Dstm32mp1.h51 #define CONFIG_ENV_SIZE SZ_4K
Ddevkit3250.h35 #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_4K \
Dsmartweb.h191 #define CONFIG_SPL_MAX_SIZE (SZ_4K)
/external/u-boot/arch/arm/mach-uniphier/dram/
Dcmd_ddrmphy.c77 phy_base = ioremap(param->phy[phy].base, SZ_4K); in dump_loop()
101 phy_base = ioremap(param->phy[phy].base, SZ_4K); in zq_dump()
248 phy_base = ioremap(param->phy[phy].base, SZ_4K); in reg_dump()
Dcmd_ddrphy.c92 phy_base = ioremap(param->phy[phy].base, SZ_4K); in dump_loop()
224 phy_base = ioremap(param->phy[phy].base, SZ_4K); in reg_dump()
/external/u-boot/include/linux/
Dsizes.h24 #define SZ_4K 0x00001000 macro
/external/u-boot/drivers/reset/
Dreset-uniphier.c251 priv->base = devm_ioremap(dev, addr, SZ_4K); in uniphier_reset_probe()
/external/u-boot/drivers/clk/uniphier/
Dclk-uniphier-core.c258 priv->base = devm_ioremap(dev, addr, SZ_4K); in uniphier_clk_probe()
/external/u-boot/drivers/pinctrl/uniphier/
Dpinctrl-uniphier-core.c426 priv->base = devm_ioremap(dev, addr, SZ_4K); in uniphier_pinctrl_probe()
/external/u-boot/arch/arm/include/asm/arch-mx7ulp/
Dimx-regs.h31 #define AIPS1_SLOT_SIZE (SZ_4K)
33 #define AIPS0_SLOT_SIZE (SZ_4K)