Home
last modified time | relevance | path

Searched refs:S_028800_STENCIL_ENABLE (Results 1 – 8 of 8) sorted by relevance

/external/mesa3d/src/gallium/drivers/r600/
Dr600d.h429 #define S_028800_STENCIL_ENABLE(x) (((unsigned)(x) & 0x1) << 0) macro
1722 #define S_028800_STENCIL_ENABLE(x) (((unsigned)(x) & 0x1) << 0) macro
Devergreend.h649 #define S_028800_STENCIL_ENABLE(x) (((unsigned)(x) & 0x1) << 0) macro
Dr600_state.c425 db_depth_control |= S_028800_STENCIL_ENABLE(1); in r600_create_dsa_state()
Devergreen_state.c436 db_depth_control |= S_028800_STENCIL_ENABLE(1); in evergreen_create_dsa_state()
/external/mesa3d/src/amd/vulkan/
Dradv_pipeline.c720 ds->db_depth_control |= S_028800_STENCIL_ENABLE(1) | S_028800_BACKFACE_ENABLE(1); in radv_pipeline_init_depth_stencil_state()
/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_state.c1199 db_depth_control |= S_028800_STENCIL_ENABLE(1); in si_create_dsa_state()
/external/mesa3d/src/amd/common/
Dgfx9d.h5313 #define S_028800_STENCIL_ENABLE(x) (((unsigned)(x) & 0x1) << 0) macro
Dsid.h6785 #define S_028800_STENCIL_ENABLE(x) (((unsigned)(x) & 0x1) << 0) macro