Home
last modified time | relevance | path

Searched refs:SchedModels (Results 1 – 14 of 14) sorted by relevance

/external/llvm/utils/TableGen/
DSubtargetEmitter.cpp69 CodeGenSchedModels &SchedModels; member in __anone468ec510111::SubtargetEmitter
111 Records(R), SchedModels(TGT.getSchedModels()), Target(TGT.getName()) {} in SubtargetEmitter()
367 for (const CodeGenProcModel &ProcModel : SchedModels.procModels()) { in EmitStageAndOperandCycleData()
420 for (const CodeGenProcModel &ProcModel : SchedModels.procModels()) { in EmitStageAndOperandCycleData()
432 ItinList.resize(SchedModels.numInstrSchedClasses()); in EmitStageAndOperandCycleData()
541 for (CodeGenSchedModels::ProcIter PI = SchedModels.procModelBegin(), in EmitItineraries()
542 PE = SchedModels.procModelEnd(); PI != PE; ++PI, ++ProcItinListsIter) { in EmitItineraries()
578 ", // " << j << " " << SchedModels.getSchedClass(j).Name << "\n"; in EmitItineraries()
625 SuperDef = SchedModels.findProcResUnits( in EmitProcessorResources()
659 SchedModels.getSchedRW(A->getValueAsDef("AliasRW")); in FindWriteResources()
[all …]
DCodeGenSchedule.cpp949 CodeGenSchedModels &SchedModels; member in __anon5bc81c880211::PredTransitions
954 PredTransitions(CodeGenSchedModels &sm): SchedModels(sm) {} in PredTransitions()
991 const CodeGenSchedRW &SchedRW = SchedModels.getSchedRW(I->RWIdx, I->IsRead); in mutuallyExclusive()
1003 CodeGenSchedModels &SchedModels) { in hasAliasedVariants() argument
1009 SchedModels.getSchedRW((*I)->getValueAsDef("AliasRW")); in hasAliasedVariants()
1014 SchedModels.expandRWSequence(AliasRW.Index, ExpandedRWs, AliasRW.IsRead); in hasAliasedVariants()
1017 if (hasAliasedVariants(SchedModels.getSchedRW(*SI, AliasRW.IsRead), in hasAliasedVariants()
1018 SchedModels)) { in hasAliasedVariants()
1028 CodeGenSchedModels &SchedModels) { in hasVariant() argument
1037 if (hasAliasedVariants(SchedModels.getSchedWrite(*WI), SchedModels)) in hasVariant()
[all …]
DInstrInfoEmitter.cpp35 const CodeGenSchedModels &SchedModels; member in __anon86d74efc0111::InstrInfoEmitter
39 Records(R), CDP(R), SchedModels(CDP.getTargetInfo().getSchedModels()) {} in InstrInfoEmitter()
475 << SchedModels.getSchedClassIdx(Inst) << ",\t0"; in emitRecord()
588 for (const auto &Class : SchedModels.explicit_classes()) in emitEnums()
DCodeGenTarget.cpp272 if (!SchedModels) in getSchedModels()
273 SchedModels = llvm::make_unique<CodeGenSchedModels>(Records, *this); in getSchedModels()
274 return *SchedModels; in getSchedModels()
DCodeGenTarget.h77 mutable std::unique_ptr<CodeGenSchedModels> SchedModels; variable
DCodeGenSchedule.h157 void dump(const CodeGenSchedModels *SchedModels) const;
/external/swiftshader/third_party/llvm-7.0/llvm/utils/TableGen/
DSubtargetEmitter.cpp74 CodeGenSchedModels &SchedModels; member in __anon6ee190a90111::SubtargetEmitter
127 : TGT(TGT), Records(R), SchedModels(TGT.getSchedModels()), in SubtargetEmitter()
359 for (const CodeGenProcModel &ProcModel : SchedModels.procModels()) { in EmitStageAndOperandCycleData()
412 for (const CodeGenProcModel &ProcModel : SchedModels.procModels()) { in EmitStageAndOperandCycleData()
424 ItinList.resize(SchedModels.numInstrSchedClasses()); in EmitStageAndOperandCycleData()
536 for (CodeGenSchedModels::ProcIter PI = SchedModels.procModelBegin(), in EmitItineraries()
537 PE = SchedModels.procModelEnd(); PI != PE; ++PI, ++ProcItinListsIter) { in EmitItineraries()
570 ", // " << j << " " << SchedModels.getSchedClass(j).Name << "\n"; in EmitItineraries()
606 SchedModels.findProcResUnits(RUDef, ProcModel, PRDef->getLoc()); in EmitProcessorResourceSubUnits()
809 SchedModels.findProcResUnits(PRDef->getValueAsDef("Super"), in EmitProcessorResources()
[all …]
DCodeGenSchedule.cpp1053 CodeGenSchedModels &SchedModels; member in __anonbd1195e00711::PredTransitions
1058 PredTransitions(CodeGenSchedModels &sm): SchedModels(sm) {} in PredTransitions()
1094 const CodeGenSchedRW &SchedRW = SchedModels.getSchedRW(PC.RWIdx, PC.IsRead); in mutuallyExclusive()
1106 CodeGenSchedModels &SchedModels) { in hasAliasedVariants() argument
1112 SchedModels.getSchedRW(Alias->getValueAsDef("AliasRW")); in hasAliasedVariants()
1117 SchedModels.expandRWSequence(AliasRW.Index, ExpandedRWs, AliasRW.IsRead); in hasAliasedVariants()
1119 if (hasAliasedVariants(SchedModels.getSchedRW(SI, AliasRW.IsRead), in hasAliasedVariants()
1120 SchedModels)) in hasAliasedVariants()
1129 CodeGenSchedModels &SchedModels) { in hasVariant() argument
1133 if (hasAliasedVariants(SchedModels.getSchedWrite(WI), SchedModels)) in hasVariant()
[all …]
DInstrInfoEmitter.cpp43 const CodeGenSchedModels &SchedModels; member in __anon114ff3540111::InstrInfoEmitter
47 Records(R), CDP(R), SchedModels(CDP.getTargetInfo().getSchedModels()) {} in InstrInfoEmitter()
565 << SchedModels.getSchedClassIdx(Inst) << ",\t0"; in emitRecord()
691 for (const auto &Class : SchedModels.explicit_classes()) in emitEnums()
DCodeGenTarget.h62 mutable std::unique_ptr<CodeGenSchedModels> SchedModels; variable
DCodeGenTarget.cpp324 if (!SchedModels) in getSchedModels()
325 SchedModels = llvm::make_unique<CodeGenSchedModels>(Records, *this); in getSchedModels()
326 return *SchedModels; in getSchedModels()
DCodeGenSchedule.h157 void dump(const CodeGenSchedModels *SchedModels) const;
/external/llvm/lib/MC/
DMCSubtargetInfo.cpp78 ArrayRef<SubtargetInfoKV> SchedModels(ProcSchedModels, ProcDesc.size()); in getSchedModelForCPU() local
80 assert(std::is_sorted(SchedModels.begin(), SchedModels.end(), in getSchedModelForCPU()
88 std::lower_bound(SchedModels.begin(), SchedModels.end(), CPU); in getSchedModelForCPU()
89 if (Found == SchedModels.end() || StringRef(Found->Key) != CPU) { in getSchedModelForCPU()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/MC/
DMCSubtargetInfo.cpp89 ArrayRef<SubtargetInfoKV> SchedModels(ProcSchedModels, ProcDesc.size()); in getSchedModelForCPU() local
91 assert(std::is_sorted(SchedModels.begin(), SchedModels.end(), in getSchedModelForCPU()
99 std::lower_bound(SchedModels.begin(), SchedModels.end(), CPU); in getSchedModelForCPU()
100 if (Found == SchedModels.end() || StringRef(Found->Key) != CPU) { in getSchedModelForCPU()