| /external/llvm/lib/Fuzzer/ |
| D | FuzzerCrossOver.cpp | 19 size_t MutationDispatcher::CrossOver(const uint8_t *Data1, size_t Size1, in CrossOver() argument
22 assert(Size1 || Size2); in CrossOver()
28 size_t InSize = Size1; in CrossOver()
31 while (OutPos < MaxOutSize && (Pos1 < Size1 || Pos2 < Size2)) { in CrossOver()
44 InSize = CurrentlyUsingFirstData ? Size2 : Size1; in CrossOver()
|
| D | FuzzerInterface.h | 52 size_t LLVMFuzzerCustomCrossOver(const uint8_t *Data1, size_t Size1,
|
| D | FuzzerExtFunctions.def | 23 (const uint8_t * Data1, size_t Size1,
|
| D | FuzzerInternal.h | 291 size_t CrossOver(const uint8_t *Data1, size_t Size1, const uint8_t *Data2,
|
| /external/llvm/lib/Fuzzer/test/ |
| D | CustomCrossOverTest.cpp | 29 extern "C" size_t LLVMFuzzerCustomCrossOver(const uint8_t *Data1, size_t Size1, in LLVMFuzzerCustomCrossOver() argument
44 size_t Len1 = R() % (Size1 - Offset1); in LLVMFuzzerCustomCrossOver()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/SystemZ/ |
| D | SystemZSelectionDAGInfo.cpp | 98 unsigned Size1 = Bytes == 16 ? 8 : 1 << findLastSet(Bytes); in EmitTargetCodeForMemset() local
99 unsigned Size2 = Bytes - Size1; in EmitTargetCodeForMemset()
100 SDValue Chain1 = memsetStore(DAG, DL, Chain, Dst, ByteVal, Size1, in EmitTargetCodeForMemset()
105 DAG.getConstant(Size1, DL, PtrVT)); in EmitTargetCodeForMemset()
106 DstPtrInfo = DstPtrInfo.getWithOffset(Size1); in EmitTargetCodeForMemset()
108 std::min(Align, Size1), DstPtrInfo); in EmitTargetCodeForMemset()
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZSelectionDAGInfo.cpp | 99 unsigned Size1 = Bytes == 16 ? 8 : 1 << findLastSet(Bytes); in EmitTargetCodeForMemset() local
100 unsigned Size2 = Bytes - Size1; in EmitTargetCodeForMemset()
101 SDValue Chain1 = memsetStore(DAG, DL, Chain, Dst, ByteVal, Size1, in EmitTargetCodeForMemset()
106 DAG.getConstant(Size1, DL, PtrVT)); in EmitTargetCodeForMemset()
107 DstPtrInfo = DstPtrInfo.getWithOffset(Size1); in EmitTargetCodeForMemset()
109 std::min(Align, Size1), DstPtrInfo); in EmitTargetCodeForMemset()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/DebugInfo/DWARF/ |
| D | DWARFExpression.cpp | 33 Descriptions[DW_OP_const1u] = Desc(Op::Dwarf2, Op::Size1); in getDescriptions()
46 Descriptions[DW_OP_pick] = Desc(Op::Dwarf2, Op::Size1); in getDescriptions()
83 Descriptions[DW_OP_deref_size] = Desc(Op::Dwarf2, Op::Size1); in getDescriptions()
84 Descriptions[DW_OP_xderef_size] = Desc(Op::Dwarf2, Op::Size1); in getDescriptions()
133 case Operation::Size1: in extract()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
| D | X86AvoidStoreForwardingBlocks.cpp | 578 unsigned Size1 = 0; in breakBlockedCopies() local
593 Size1 = std::abs(std::abs(LdDisp2) - std::abs(LdDisp1)); in breakBlockedCopies()
597 buildCopies(Size1, LoadInst, LdDisp1, StoreInst, StDisp1, LMMOffset, in breakBlockedCopies()
600 buildCopies(Size2, LoadInst, LdDisp2, StoreInst, StDisp2, LMMOffset + Size1, in breakBlockedCopies()
601 SMMOffset + Size1); in breakBlockedCopies()
604 LMMOffset += Size1 + Size2; in breakBlockedCopies()
605 SMMOffset += Size1 + Size2; in breakBlockedCopies()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/DebugInfo/DWARF/ |
| D | DWARFExpression.h | 37 Size1 = 0, enumerator
46 SignedSize1 = SignBit | Size1,
|
| /external/llvm/lib/Transforms/Scalar/ |
| D | MergedLoadStoreMotion.cpp | 329 int Size1 = Succ1->size(); in mergeLoads() local
342 if (NLoads * Size1 >= MagicCompileTimeControl) in mergeLoads()
487 int Size1 = Pred1->size(); in mergeStores() local
502 if (NStores * Size1 >= MagicCompileTimeControl) in mergeStores()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Transforms/Scalar/ |
| D | MergedLoadStoreMotion.cpp | 289 int Size1 = std::distance(InstsNoDbg.begin(), InstsNoDbg.end()); in mergeStores() local
304 if (NStores * Size1 >= MagicCompileTimeControl) in mergeStores()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Hexagon/ |
| D | HexagonSubtarget.cpp | 293 unsigned Size1; in apply() local
294 unsigned Base1 = HII.getBaseAndOffset(L1, Offset1, Size1); in apply()
295 if (Base1 == 0 || Size1 >= 32 || Base0 != Base1) in apply()
|
| /external/python/cpython3/Modules/_ctypes/ |
| D | _ctypes_test.c | 667 } Size1; typedef
750 EXPORT(Size1) TestSize1() { in TestSize1()
751 Size1 f; in TestSize1()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
| D | AMDGPURegisterBankInfo.cpp | 232 unsigned Size1 = getSizeInBits(Reg1, MRI, *TRI); in getDefaultMappingVOP() local
234 OpdsMapping[OpdIdx++] = AMDGPU::getValueMapping(Bank1, Size1); in getDefaultMappingVOP()
|
| /external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
| D | DAGCombiner.cpp | 259 bool isAlias(SDValue Ptr1, int64_t Size1,
7785 bool DAGCombiner::isAlias(SDValue Ptr1, int64_t Size1, in isAlias() argument
7806 return !((Offset1 + Size1) <= Offset2 || (Offset2 + Size2) <= Offset1); in isAlias()
7816 return !((Offset1 + Size1) <= Offset2 || (Offset2 + Size2) <= Offset1); in isAlias()
7830 (Size1 == Size2) && (SrcValueAlign1 > Size1)) { in isAlias()
7836 if ((OffAlign1 + Size1) <= OffAlign2 || (OffAlign2 + Size2) <= OffAlign1) in isAlias()
7843 int64_t Overlap1 = Size1 + SrcValueOffset1 - MinOffset; in isAlias()
|