Home
last modified time | relevance | path

Searched refs:Src0IsKill (Results 1 – 5 of 5) sorted by relevance

/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64SIMDInstrOpt.cpp432 unsigned Src0IsKill = getKillRegState(MI.getOperand(1).isKill()); in optimizeVectElement() local
452 .addReg(SrcReg0, Src0IsKill) in optimizeVectElement()
464 .addReg(SrcReg0, Src0IsKill) in optimizeVectElement()
DAArch64FastISel.cpp4571 bool Src0IsKill = hasTrivialKill(I->getOperand(0)); in selectRem() local
4587 Src0IsKill); in selectRem()
4635 bool Src0IsKill = hasTrivialKill(Src0); in selectMul() local
4638 emitLSL_ri(VT, SrcVT, Src0Reg, Src0IsKill, ShiftVal, IsZExt); in selectMul()
4649 bool Src0IsKill = hasTrivialKill(I->getOperand(0)); in selectMul() local
4656 unsigned ResultReg = emitMul_rr(VT, Src0Reg, Src0IsKill, Src1Reg, Src1IsKill); in selectMul()
4850 bool Src0IsKill = hasTrivialKill(I->getOperand(0)); in selectSDiv() local
4853 unsigned ResultReg = emitASR_ri(VT, VT, Src0Reg, Src0IsKill, Lg2); in selectSDiv()
4880 Src0IsKill, AArch64CC::LT); in selectSDiv()
DAArch64InstrInfo.cpp4046 bool Src0IsKill = MUL->getOperand(1).isKill(); in genFusedMultiply() local
4073 .addReg(SrcReg0, getKillRegState(Src0IsKill)) in genFusedMultiply()
4079 .addReg(SrcReg0, getKillRegState(Src0IsKill)) in genFusedMultiply()
4085 .addReg(SrcReg0, getKillRegState(Src0IsKill)) in genFusedMultiply()
4123 bool Src0IsKill = MUL->getOperand(1).isKill(); in genMaddR() local
4138 .addReg(SrcReg0, getKillRegState(Src0IsKill)) in genMaddR()
/external/llvm/lib/Target/AArch64/
DAArch64FastISel.cpp4485 bool Src0IsKill = hasTrivialKill(I->getOperand(0)); in selectRem() local
4501 Src0IsKill); in selectRem()
4549 bool Src0IsKill = hasTrivialKill(Src0); in selectMul() local
4552 emitLSL_ri(VT, SrcVT, Src0Reg, Src0IsKill, ShiftVal, IsZExt); in selectMul()
4563 bool Src0IsKill = hasTrivialKill(I->getOperand(0)); in selectMul() local
4570 unsigned ResultReg = emitMul_rr(VT, Src0Reg, Src0IsKill, Src1Reg, Src1IsKill); in selectMul()
4764 bool Src0IsKill = hasTrivialKill(I->getOperand(0)); in selectSDiv() local
4767 unsigned ResultReg = emitASR_ri(VT, VT, Src0Reg, Src0IsKill, Lg2); in selectSDiv()
4794 Src0IsKill, AArch64CC::LT); in selectSDiv()
DAArch64InstrInfo.cpp3291 bool Src0IsKill = MUL->getOperand(1).isKill(); in genFusedMultiply() local
3309 .addReg(SrcReg0, getKillRegState(Src0IsKill)) in genFusedMultiply()
3315 .addReg(SrcReg0, getKillRegState(Src0IsKill)) in genFusedMultiply()
3321 .addReg(SrcReg0, getKillRegState(Src0IsKill)) in genFusedMultiply()
3355 bool Src0IsKill = MUL->getOperand(1).isKill(); in genMaddR() local
3370 .addReg(SrcReg0, getKillRegState(Src0IsKill)) in genMaddR()