Home
last modified time | relevance | path

Searched refs:SubRC (Results 1 – 20 of 20) sorted by relevance

/external/llvm/lib/CodeGen/GlobalISel/
DRegisterBank.cpp40 const TargetRegisterClass &SubRC = *TRI.getRegClass(RCId); in verify() local
42 if (!RC.hasSubClassEq(&SubRC)) in verify()
47 assert((getSize() >= SubRC.getSize() * 8) && in verify()
49 assert(covers(SubRC) && "Not all subclasses are covered"); in verify()
DRegisterBankInfo.cpp141 const TargetRegisterClass *SubRC = TRI.getRegClass(SubRCId); in addRegBankCoverage() local
142 for (SuperRegClassIterator SuperRCIt(SubRC, &TRI); SuperRCIt.isValid(); in addRegBankCoverage()
152 DEBUG(dbgs() << TRI.getRegClassName(SubRC) << ", "); in addRegBankCoverage()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/GlobalISel/
DRegisterBank.cpp45 const TargetRegisterClass &SubRC = *TRI.getRegClass(RCId); in verify() local
47 if (!RC.hasSubClassEq(&SubRC)) in verify()
52 assert(getSize() >= TRI.getRegSizeInBits(SubRC) && in verify()
54 assert(covers(SubRC) && "Not all subclasses are covered"); in verify()
/external/llvm/lib/CodeGen/
DTargetRegisterInfo.cpp117 const TargetRegisterClass *SubRC = getRegClass(It.getID()); in getAllocatableClass() local
118 if (SubRC->isAllocatable()) in getAllocatableClass()
119 return SubRC; in getAllocatableClass()
/external/swiftshader/third_party/LLVM/utils/TableGen/
DCodeGenRegisters.h157 void setSubClassWithSubReg(Record *SubIdx, CodeGenRegisterClass *SubRC) { in setSubClassWithSubReg() argument
158 SubClassWithSubReg[SubIdx] = SubRC; in setSubClassWithSubReg()
DCodeGenRegisters.cpp476 CodeGenRegisterClass *SubRC = RegClasses[s]; in computeSubClasses() local
477 if (!testSubClass(&RC, SubRC)) in computeSubClasses()
481 RC.SubClasses |= SubRC->SubClasses; in computeSubClasses()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DTargetRegisterInfo.cpp180 const TargetRegisterClass *SubRC = getRegClass(It.getID()); in getAllocatableClass() local
181 if (SubRC->isAllocatable()) in getAllocatableClass()
182 return SubRC; in getAllocatableClass()
/external/swiftshader/third_party/llvm-7.0/llvm/utils/TableGen/
DCodeGenRegisters.cpp943 CodeGenRegisterClass &SubRC = *I2; in computeSubClasses() local
944 if (RC.SubClasses.test(SubRC.EnumValue)) in computeSubClasses()
946 if (!testSubClass(&RC, &SubRC)) in computeSubClasses()
950 RC.SubClasses |= SubRC.SubClasses; in computeSubClasses()
2141 CodeGenRegisterClass *SubRC = in inferSubClassWithSubReg() local
2144 RC->setSubClassWithSubReg(&SubIdx, SubRC); in inferSubClassWithSubReg()
2186 CodeGenRegisterClass &SubRC = *I; in inferMatchingSuperRegClass() local
2187 if (SubRC.Artificial) in inferMatchingSuperRegClass()
2190 if (!TopoSigs.anyCommon(SubRC.getTopoSigs())) in inferMatchingSuperRegClass()
2195 if (SubRC.contains(SSPairs[i].second)) in inferMatchingSuperRegClass()
[all …]
DCodeGenRegisters.h393 CodeGenRegisterClass *SubRC) { in setSubClassWithSubReg() argument
394 SubClassWithSubReg[SubIdx] = SubRC; in setSubClassWithSubReg()
DRISCVCompressInstEmitter.cpp156 CodeGenRegisterClass SubRC = Target.getRegisterClass(DagOpType); in validateTypes() local
157 return RC.hasSubClass(&SubRC); in validateTypes()
/external/llvm/utils/TableGen/
DCodeGenRegisters.cpp861 CodeGenRegisterClass &SubRC = *I2; in computeSubClasses() local
862 if (RC.SubClasses.test(SubRC.EnumValue)) in computeSubClasses()
864 if (!testSubClass(&RC, &SubRC)) in computeSubClasses()
868 RC.SubClasses |= SubRC.SubClasses; in computeSubClasses()
1938 CodeGenRegisterClass *SubRC = in inferSubClassWithSubReg() local
1941 RC->setSubClassWithSubReg(&SubIdx, SubRC); in inferSubClassWithSubReg()
1983 CodeGenRegisterClass &SubRC = *I; in inferMatchingSuperRegClass() local
1985 if (!TopoSigs.anyCommon(SubRC.getTopoSigs())) in inferMatchingSuperRegClass()
1990 if (SubRC.contains(SSPairs[i].second)) in inferMatchingSuperRegClass()
1999 SubRC.addSuperRegClass(&SubIdx, RC); in inferMatchingSuperRegClass()
[all …]
DCodeGenRegisters.h354 CodeGenRegisterClass *SubRC) { in setSubClassWithSubReg() argument
355 SubClassWithSubReg[SubIdx] = SubRC; in setSubClassWithSubReg()
/external/llvm/lib/Target/AMDGPU/
DSIRegisterInfo.h143 unsigned getPhysRegSubReg(unsigned Reg, const TargetRegisterClass *SubRC,
DSIInstrInfo.h49 const TargetRegisterClass *SubRC) const;
55 const TargetRegisterClass *SubRC) const;
DSIRegisterInfo.cpp832 const TargetRegisterClass *SubRC, in getPhysRegSubReg() argument
891 return SubRC->getRegister(Index + Channel); in getPhysRegSubReg()
DSIInstrInfo.cpp1906 const TargetRegisterClass *SubRC) in buildExtractSubReg()
1910 unsigned SubReg = MRI.createVirtualRegister(SubRC); in buildExtractSubReg()
1939 const TargetRegisterClass *SubRC) const { in buildExtractSubRegOrImm()
1951 SubIdx, SubRC); in buildExtractSubRegOrImm()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DSIInstrInfo.h72 const TargetRegisterClass *SubRC) const;
78 const TargetRegisterClass *SubRC) const;
DSIInstrInfo.cpp3104 const TargetRegisterClass *SubRC) in buildExtractSubReg()
3108 unsigned SubReg = MRI.createVirtualRegister(SubRC); in buildExtractSubReg()
3137 const TargetRegisterClass *SubRC) const { in buildExtractSubRegOrImm()
3148 SubIdx, SubRC); in buildExtractSubRegOrImm()
/external/llvm/lib/Target/AArch64/
DAArch64InstrInfo.cpp3481 const TargetRegisterClass *SubRC; in genAlternativeCodeSequence() local
3485 SubRC = &AArch64::GPR32spRegClass; in genAlternativeCodeSequence()
3491 SubRC = &AArch64::GPR64spRegClass; in genAlternativeCodeSequence()
3496 unsigned NewVR = MRI.createVirtualRegister(SubRC); in genAlternativeCodeSequence()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64InstrInfo.cpp4249 const TargetRegisterClass *SubRC; in genAlternativeCodeSequence() local
4253 SubRC = &AArch64::GPR32spRegClass; in genAlternativeCodeSequence()
4259 SubRC = &AArch64::GPR64spRegClass; in genAlternativeCodeSequence()
4264 unsigned NewVR = MRI.createVirtualRegister(SubRC); in genAlternativeCodeSequence()