Home
last modified time | relevance | path

Searched refs:TGSI_OPCODE_ARL (Results 1 – 19 of 19) sorted by relevance

/external/mesa3d/src/gallium/auxiliary/tgsi/
Dtgsi_info.c157 case TGSI_OPCODE_ARL: in tgsi_opcode_infer_type()
276 case TGSI_OPCODE_ARL: in tgsi_opcode_infer_src_type()
Dtgsi_exec.c5032 case TGSI_OPCODE_ARL: in exec_instruction()
/external/virglrenderer/src/gallium/auxiliary/tgsi/
Dtgsi_info.c40 { 1, 1, 0, 0, 0, 0, COMP, "ARL", TGSI_OPCODE_ARL },
357 case TGSI_OPCODE_ARL: in tgsi_opcode_infer_type()
441 case TGSI_OPCODE_ARL: in tgsi_opcode_infer_src_type()
Dtgsi_util.c183 case TGSI_OPCODE_ARL: in tgsi_util_get_inst_usage_mask()
/external/virglrenderer/src/gallium/include/pipe/
Dp_shader_tokens.h332 #define TGSI_OPCODE_ARL 0 macro
/external/mesa3d/src/gallium/include/pipe/
Dp_shader_tokens.h342 #define TGSI_OPCODE_ARL 0 macro
/external/mesa3d/src/gallium/drivers/nouveau/nv30/
Dnvfx_vertprog.c538 finst->Instruction.Opcode != TGSI_OPCODE_ARL) in nvfx_vertprog_parse_instruction()
544 assert(finst->Instruction.Opcode != TGSI_OPCODE_ARL); in nvfx_vertprog_parse_instruction()
556 case TGSI_OPCODE_ARL: in nvfx_vertprog_parse_instruction()
/external/mesa3d/src/gallium/drivers/r300/
Dr300_tgsi_to_rc.c36 case TGSI_OPCODE_ARL: return RC_OPCODE_ARL; in translate_opcode()
/external/mesa3d/src/mesa/state_tracker/
Dst_mesa_to_tgsi.c444 return TGSI_OPCODE_ARL; in translate_opcode()
Dst_glsl_to_tgsi.cpp811 int op = TGSI_OPCODE_ARL; in emit_arl()
/external/mesa3d/src/gallium/auxiliary/nir/
Dtgsi_to_nir.c1474 [TGSI_OPCODE_ARL] = 0,
1687 case TGSI_OPCODE_ARL: in ttn_emit_instruction()
/external/mesa3d/src/gallium/auxiliary/gallivm/
Dlp_bld_tgsi_aos.c457 case TGSI_OPCODE_ARL: in lp_emit_instruction_aos()
Dlp_bld_tgsi_action.c2409 bld_base->op_actions[TGSI_OPCODE_ARL].emit = arl_emit_cpu; in lp_set_default_actions_cpu()
/external/mesa3d/src/gallium/drivers/radeonsi/
Dsi_shader_tgsi_alu.c717 bld_base->op_actions[TGSI_OPCODE_ARL].emit = emit_arl; in si_shader_context_init_alu()
/external/mesa3d/src/gallium/drivers/svga/
Dsvga_tgsi_insn.c2770 case TGSI_OPCODE_ARL: in svga_emit_instruction()
3618 TGSI_OPCODE_ARL) { in pre_parse_tokens()
Dsvga_tgsi_vgpu10.c3500 if (inst->Instruction.Opcode == TGSI_OPCODE_ARL) in emit_arl_uarl()
5511 case TGSI_OPCODE_ARL: in emit_vgpu10_instruction()
/external/mesa3d/src/gallium/drivers/r600/
Dr600_shader.c9445 case TGSI_OPCODE_ARL: in tgsi_eg_arl()
9487 case TGSI_OPCODE_ARL: in tgsi_r600_arl()
10248 [TGSI_OPCODE_ARL] = { ALU_OP0_NOP, tgsi_r600_arl},
10449 [TGSI_OPCODE_ARL] = { ALU_OP0_NOP, tgsi_eg_arl},
10671 [TGSI_OPCODE_ARL] = { ALU_OP0_NOP, tgsi_eg_arl},
/external/mesa3d/src/gallium/drivers/nouveau/codegen/
Dnv50_ir_from_tgsi.cpp3289 case TGSI_OPCODE_ARL: in handleInstruction()
/external/virglrenderer/src/
Dvrend_shader.c3751 case TGSI_OPCODE_ARL: in iter_instruction()