Searched refs:TGSI_OPCODE_ARL (Results 1 – 19 of 19) sorted by relevance
/external/mesa3d/src/gallium/auxiliary/tgsi/ |
D | tgsi_info.c | 157 case TGSI_OPCODE_ARL: in tgsi_opcode_infer_type() 276 case TGSI_OPCODE_ARL: in tgsi_opcode_infer_src_type()
|
D | tgsi_exec.c | 5032 case TGSI_OPCODE_ARL: in exec_instruction()
|
/external/virglrenderer/src/gallium/auxiliary/tgsi/ |
D | tgsi_info.c | 40 { 1, 1, 0, 0, 0, 0, COMP, "ARL", TGSI_OPCODE_ARL }, 357 case TGSI_OPCODE_ARL: in tgsi_opcode_infer_type() 441 case TGSI_OPCODE_ARL: in tgsi_opcode_infer_src_type()
|
D | tgsi_util.c | 183 case TGSI_OPCODE_ARL: in tgsi_util_get_inst_usage_mask()
|
/external/virglrenderer/src/gallium/include/pipe/ |
D | p_shader_tokens.h | 332 #define TGSI_OPCODE_ARL 0 macro
|
/external/mesa3d/src/gallium/include/pipe/ |
D | p_shader_tokens.h | 342 #define TGSI_OPCODE_ARL 0 macro
|
/external/mesa3d/src/gallium/drivers/nouveau/nv30/ |
D | nvfx_vertprog.c | 538 finst->Instruction.Opcode != TGSI_OPCODE_ARL) in nvfx_vertprog_parse_instruction() 544 assert(finst->Instruction.Opcode != TGSI_OPCODE_ARL); in nvfx_vertprog_parse_instruction() 556 case TGSI_OPCODE_ARL: in nvfx_vertprog_parse_instruction()
|
/external/mesa3d/src/gallium/drivers/r300/ |
D | r300_tgsi_to_rc.c | 36 case TGSI_OPCODE_ARL: return RC_OPCODE_ARL; in translate_opcode()
|
/external/mesa3d/src/mesa/state_tracker/ |
D | st_mesa_to_tgsi.c | 444 return TGSI_OPCODE_ARL; in translate_opcode()
|
D | st_glsl_to_tgsi.cpp | 811 int op = TGSI_OPCODE_ARL; in emit_arl()
|
/external/mesa3d/src/gallium/auxiliary/nir/ |
D | tgsi_to_nir.c | 1474 [TGSI_OPCODE_ARL] = 0, 1687 case TGSI_OPCODE_ARL: in ttn_emit_instruction()
|
/external/mesa3d/src/gallium/auxiliary/gallivm/ |
D | lp_bld_tgsi_aos.c | 457 case TGSI_OPCODE_ARL: in lp_emit_instruction_aos()
|
D | lp_bld_tgsi_action.c | 2409 bld_base->op_actions[TGSI_OPCODE_ARL].emit = arl_emit_cpu; in lp_set_default_actions_cpu()
|
/external/mesa3d/src/gallium/drivers/radeonsi/ |
D | si_shader_tgsi_alu.c | 717 bld_base->op_actions[TGSI_OPCODE_ARL].emit = emit_arl; in si_shader_context_init_alu()
|
/external/mesa3d/src/gallium/drivers/svga/ |
D | svga_tgsi_insn.c | 2770 case TGSI_OPCODE_ARL: in svga_emit_instruction() 3618 TGSI_OPCODE_ARL) { in pre_parse_tokens()
|
D | svga_tgsi_vgpu10.c | 3500 if (inst->Instruction.Opcode == TGSI_OPCODE_ARL) in emit_arl_uarl() 5511 case TGSI_OPCODE_ARL: in emit_vgpu10_instruction()
|
/external/mesa3d/src/gallium/drivers/r600/ |
D | r600_shader.c | 9445 case TGSI_OPCODE_ARL: in tgsi_eg_arl() 9487 case TGSI_OPCODE_ARL: in tgsi_r600_arl() 10248 [TGSI_OPCODE_ARL] = { ALU_OP0_NOP, tgsi_r600_arl}, 10449 [TGSI_OPCODE_ARL] = { ALU_OP0_NOP, tgsi_eg_arl}, 10671 [TGSI_OPCODE_ARL] = { ALU_OP0_NOP, tgsi_eg_arl},
|
/external/mesa3d/src/gallium/drivers/nouveau/codegen/ |
D | nv50_ir_from_tgsi.cpp | 3289 case TGSI_OPCODE_ARL: in handleInstruction()
|
/external/virglrenderer/src/ |
D | vrend_shader.c | 3751 case TGSI_OPCODE_ARL: in iter_instruction()
|