Home
last modified time | relevance | path

Searched refs:TMU_CSR_BASE_ADDR (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/include/net/pfe_eth/pfe/cbus/
Dtmu_csr.h10 #define TMU_VERSION (TMU_CSR_BASE_ADDR + 0x000)
11 #define TMU_INQ_WATERMARK (TMU_CSR_BASE_ADDR + 0x004)
12 #define TMU_PHY_INQ_PKTPTR (TMU_CSR_BASE_ADDR + 0x008)
13 #define TMU_PHY_INQ_PKTINFO (TMU_CSR_BASE_ADDR + 0x00c)
14 #define TMU_PHY_INQ_FIFO_CNT (TMU_CSR_BASE_ADDR + 0x010)
15 #define TMU_SYS_GENERIC_CONTROL (TMU_CSR_BASE_ADDR + 0x014)
16 #define TMU_SYS_GENERIC_STATUS (TMU_CSR_BASE_ADDR + 0x018)
17 #define TMU_SYS_GEN_CON0 (TMU_CSR_BASE_ADDR + 0x01c)
18 #define TMU_SYS_GEN_CON1 (TMU_CSR_BASE_ADDR + 0x020)
19 #define TMU_SYS_GEN_CON2 (TMU_CSR_BASE_ADDR + 0x024)
[all …]
/external/u-boot/include/net/pfe_eth/pfe/
Dcbus.h35 #define TMU_CSR_BASE_ADDR (CBUS_BASE_ADDR + 0x310000) macro