Home
last modified time | relevance | path

Searched refs:TRUNCATE (Results 1 – 25 of 134) sorted by relevance

123456

/external/llvm/lib/Target/X86/
DX86TargetTransformInfo.cpp558 { ISD::TRUNCATE, MVT::v16i8, MVT::v16i32, 1 }, in getCastInstrCost()
559 { ISD::TRUNCATE, MVT::v16i16, MVT::v16i32, 1 }, in getCastInstrCost()
560 { ISD::TRUNCATE, MVT::v8i16, MVT::v8i64, 1 }, in getCastInstrCost()
561 { ISD::TRUNCATE, MVT::v8i32, MVT::v8i64, 1 }, in getCastInstrCost()
634 { ISD::TRUNCATE, MVT::v4i8, MVT::v4i64, 2 }, in getCastInstrCost()
635 { ISD::TRUNCATE, MVT::v4i16, MVT::v4i64, 2 }, in getCastInstrCost()
636 { ISD::TRUNCATE, MVT::v4i32, MVT::v4i64, 2 }, in getCastInstrCost()
637 { ISD::TRUNCATE, MVT::v8i8, MVT::v8i32, 2 }, in getCastInstrCost()
638 { ISD::TRUNCATE, MVT::v8i16, MVT::v8i32, 2 }, in getCastInstrCost()
639 { ISD::TRUNCATE, MVT::v8i32, MVT::v8i64, 4 }, in getCastInstrCost()
[all …]
/external/llvm/lib/Target/ARM/
DARMTargetTransformInfo.cpp109 { ISD::TRUNCATE, MVT::v4i32, MVT::v4i64, 0 }, in getCastInstrCost()
110 { ISD::TRUNCATE, MVT::v4i16, MVT::v4i32, 1 }, in getCastInstrCost()
125 { ISD::TRUNCATE, MVT::v16i8, MVT::v16i32, 6 }, in getCastInstrCost()
126 { ISD::TRUNCATE, MVT::v8i8, MVT::v8i32, 3 }, in getCastInstrCost()
253 { ISD::TRUNCATE, MVT::i32, MVT::i64, 0 }, in getCastInstrCost()
254 { ISD::TRUNCATE, MVT::i16, MVT::i64, 0 }, in getCastInstrCost()
255 { ISD::TRUNCATE, MVT::i8, MVT::i64, 0 }, in getCastInstrCost()
256 { ISD::TRUNCATE, MVT::i1, MVT::i64, 0 } in getCastInstrCost()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/
DX86TargetTransformInfo.cpp1186 { ISD::TRUNCATE, MVT::v16i8, MVT::v16i32, 1 }, in getCastInstrCost()
1187 { ISD::TRUNCATE, MVT::v16i16, MVT::v16i32, 1 }, in getCastInstrCost()
1188 { ISD::TRUNCATE, MVT::v8i16, MVT::v8i64, 1 }, in getCastInstrCost()
1189 { ISD::TRUNCATE, MVT::v8i32, MVT::v8i64, 1 }, in getCastInstrCost()
1266 { ISD::TRUNCATE, MVT::v4i8, MVT::v4i64, 2 }, in getCastInstrCost()
1267 { ISD::TRUNCATE, MVT::v4i16, MVT::v4i64, 2 }, in getCastInstrCost()
1268 { ISD::TRUNCATE, MVT::v4i32, MVT::v4i64, 2 }, in getCastInstrCost()
1269 { ISD::TRUNCATE, MVT::v8i8, MVT::v8i32, 2 }, in getCastInstrCost()
1270 { ISD::TRUNCATE, MVT::v8i16, MVT::v8i32, 2 }, in getCastInstrCost()
1271 { ISD::TRUNCATE, MVT::v8i32, MVT::v8i64, 4 }, in getCastInstrCost()
[all …]
DX86IntrinsicsInfo.h697 ISD::TRUNCATE, 0),
701 ISD::TRUNCATE, 0),
703 ISD::TRUNCATE, 0),
713 ISD::TRUNCATE, 0),
715 ISD::TRUNCATE, 0),
721 ISD::TRUNCATE, 0),
725 ISD::TRUNCATE, 0),
727 ISD::TRUNCATE, 0),
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/
DARMTargetTransformInfo.cpp170 { ISD::TRUNCATE, MVT::v4i32, MVT::v4i64, 0 }, in getCastInstrCost()
171 { ISD::TRUNCATE, MVT::v4i16, MVT::v4i32, 1 }, in getCastInstrCost()
186 { ISD::TRUNCATE, MVT::v16i8, MVT::v16i32, 6 }, in getCastInstrCost()
187 { ISD::TRUNCATE, MVT::v8i8, MVT::v8i32, 3 }, in getCastInstrCost()
314 { ISD::TRUNCATE, MVT::i32, MVT::i64, 0 }, in getCastInstrCost()
315 { ISD::TRUNCATE, MVT::i16, MVT::i64, 0 }, in getCastInstrCost()
316 { ISD::TRUNCATE, MVT::i8, MVT::i64, 0 }, in getCastInstrCost()
317 { ISD::TRUNCATE, MVT::i1, MVT::i64, 0 } in getCastInstrCost()
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/
DDAGCombiner.cpp667 SDValue Trunc = DAG.getNode(ISD::TRUNCATE, dl, VT, SDValue(ExtLoad, 0)); in ReplaceLoadWithPromotedLoad()
806 return DAG.getNode(ISD::TRUNCATE, dl, VT, in PromoteIntBinOp()
853 return DAG.getNode(ISD::TRUNCATE, dl, VT, in PromoteIntShiftOp()
921 SDValue Result = DAG.getNode(ISD::TRUNCATE, dl, VT, NewLD); in PromoteLoad()
1083 case ISD::TRUNCATE: return visitTRUNCATE(N); in visit()
2007 return DAG.getNode(ISD::TRUNCATE, DL, VT, N1); in visitMULHS()
2043 return DAG.getNode(ISD::TRUNCATE, DL, VT, N1); in visitMULHU()
2126 Hi = DAG.getNode(ISD::TRUNCATE, DL, VT, Hi); in visitSMUL_LOHI()
2128 Lo = DAG.getNode(ISD::TRUNCATE, DL, VT, Lo); in visitSMUL_LOHI()
2156 Hi = DAG.getNode(ISD::TRUNCATE, DL, VT, Hi); in visitUMUL_LOHI()
[all …]
DLegalizeIntegerTypes.cpp75 case ISD::TRUNCATE: Res = PromoteIntRes_TRUNCATE(N); break; in PromoteIntegerResult()
524 return DAG.getNode(ISD::TRUNCATE, dl, NVT, SetCC); in PromoteIntRes_SETCC()
597 EOp1 = DAG.getNode(ISD::TRUNCATE, dl, HalfNVT, EOp1); in PromoteIntRes_TRUNCATE()
598 EOp2 = DAG.getNode(ISD::TRUNCATE, dl, HalfNVT, EOp2); in PromoteIntRes_TRUNCATE()
604 return DAG.getNode(ISD::TRUNCATE, dl, NVT, Res); in PromoteIntRes_TRUNCATE()
779 case ISD::TRUNCATE: Res = PromoteIntOp_TRUNCATE(N); break; in PromoteIntegerOperand()
1043 return DAG.getNode(ISD::TRUNCATE, N->getDebugLoc(), N->getValueType(0), Op); in PromoteIntOp_TRUNCATE()
1112 case ISD::TRUNCATE: ExpandIntRes_TRUNCATE(N, Lo, Hi); break; in ExpandIntegerResult()
2211 Lo = DAG.getNode(ISD::TRUNCATE, dl, NVT, N->getOperand(0)); in ExpandIntRes_TRUNCATE()
2215 Hi = DAG.getNode(ISD::TRUNCATE, dl, NVT, Hi); in ExpandIntRes_TRUNCATE()
[all …]
DTargetLowering.cpp1188 DAG.getNode(ISD::TRUNCATE, dl, SmallVT, in ShrinkDemandedOp()
1190 DAG.getNode(ISD::TRUNCATE, dl, SmallVT, in ShrinkDemandedOp()
1711 case ISD::TRUNCATE: { in SimplifyDemandedBits()
1754 SDValue NewTrunc = TLO.DAG.getNode(ISD::TRUNCATE, dl, in SimplifyDemandedBits()
1957 if (N0.hasOneUse() && N0.getOpcode() == ISD::TRUNCATE) in SimplifySetCC()
2008 SDValue Trunc = DAG.getNode(ISD::TRUNCATE, dl, MinVT, PreZExt); in SimplifySetCC()
2158 return DAG.getNode(ISD::TRUNCATE, dl, VT, N0); in SimplifySetCC()
2198 if (Op0.getOpcode() == ISD::TRUNCATE) in SimplifySetCC()
2214 DAG.getNode(ISD::TRUNCATE, dl, VT, Op0.getOperand(0)), in SimplifySetCC()
2313 return DAG.getNode(ISD::TRUNCATE, dl, VT, in SimplifySetCC()
[all …]
DFastISel.cpp279 IdxN = FastEmit_r(IdxVT.getSimpleVT(), PtrVT, ISD::TRUNCATE, in getRegForGEPIndex()
625 ResultReg = FastEmit_r(SrcVT.getSimpleVT(), MVT::i32, ISD::TRUNCATE, in SelectCall()
965 return SelectCast(I, ISD::TRUNCATE); in SelectOperator()
976 return SelectCast(I, ISD::TRUNCATE); in SelectOperator()
/external/llvm/lib/Target/AArch64/
DAArch64TargetTransformInfo.cpp191 { ISD::TRUNCATE, MVT::v4i16, MVT::v4i32, 1 }, in getCastInstrCost()
192 { ISD::TRUNCATE, MVT::v4i32, MVT::v4i64, 0 }, in getCastInstrCost()
193 { ISD::TRUNCATE, MVT::v8i8, MVT::v8i32, 3 }, in getCastInstrCost()
194 { ISD::TRUNCATE, MVT::v16i8, MVT::v16i32, 6 }, in getCastInstrCost()
/external/llvm/lib/CodeGen/SelectionDAG/
DDAGCombiner.cpp940 SDValue Trunc = DAG.getNode(ISD::TRUNCATE, dl, VT, SDValue(ExtLoad, 0)); in ReplaceLoadWithPromotedLoad()
1076 return DAG.getNode(ISD::TRUNCATE, dl, VT, in PromoteIntBinOp()
1123 return DAG.getNode(ISD::TRUNCATE, dl, VT, in PromoteIntShiftOp()
1192 SDValue Result = DAG.getNode(ISD::TRUNCATE, dl, VT, NewLD); in PromoteLoad()
1401 case ISD::TRUNCATE: return visitTRUNCATE(N); in visit()
2501 return DAG.getNode(ISD::TRUNCATE, DL, VT, N1); in visitMULHS()
2537 return DAG.getNode(ISD::TRUNCATE, DL, VT, N1); in visitMULHU()
2616 Hi = DAG.getNode(ISD::TRUNCATE, DL, VT, Hi); in visitSMUL_LOHI()
2618 Lo = DAG.getNode(ISD::TRUNCATE, DL, VT, Lo); in visitSMUL_LOHI()
2647 Hi = DAG.getNode(ISD::TRUNCATE, DL, VT, Hi); in visitUMUL_LOHI()
[all …]
DTargetLowering.cpp408 DAG.getNode(ISD::TRUNCATE, dl, SmallVT, in ShrinkDemandedOp()
410 DAG.getNode(ISD::TRUNCATE, dl, SmallVT, in ShrinkDemandedOp()
1034 case ISD::TRUNCATE: { in SimplifyDemandedBits()
1077 SDValue NewTrunc = TLO.DAG.getNode(ISD::TRUNCATE, dl, in SimplifyDemandedBits()
1401 if (N0.hasOneUse() && N0.getOpcode() == ISD::TRUNCATE) in SimplifySetCC()
1470 SDValue Trunc = DAG.getNode(ISD::TRUNCATE, dl, MinVT, PreExt); in SimplifySetCC()
1658 return DAG.getNode(ISD::TRUNCATE, dl, VT, N0); in SimplifySetCC()
1701 if (Op0.getOpcode() == ISD::TRUNCATE) in SimplifySetCC()
1718 DAG.getNode(ISD::TRUNCATE, dl, VT, Op0.getOperand(0)), in SimplifySetCC()
1837 return DAG.getNode(ISD::TRUNCATE, dl, VT, in SimplifySetCC()
[all …]
DLegalizeIntegerTypes.cpp88 case ISD::TRUNCATE: Res = PromoteIntRes_TRUNCATE(N); break; in PromoteIntegerResult()
625 return DAG.getNode(ISD::TRUNCATE, dl, NVT, SetCC); in PromoteIntRes_SETCC()
721 EOp1 = DAG.getNode(ISD::TRUNCATE, dl, HalfNVT, EOp1); in PromoteIntRes_TRUNCATE()
722 EOp2 = DAG.getNode(ISD::TRUNCATE, dl, HalfNVT, EOp2); in PromoteIntRes_TRUNCATE()
728 return DAG.getNode(ISD::TRUNCATE, dl, NVT, Res); in PromoteIntRes_TRUNCATE()
912 case ISD::TRUNCATE: Res = PromoteIntOp_TRUNCATE(N); break; in PromoteIntegerOperand()
1258 return DAG.getNode(ISD::TRUNCATE, SDLoc(N), N->getValueType(0), Op); in PromoteIntOp_TRUNCATE()
1331 case ISD::TRUNCATE: ExpandIntRes_TRUNCATE(N, Lo, Hi); break; in ExpandIntegerResult()
2511 Lo = DAG.getNode(ISD::TRUNCATE, dl, NVT, N->getOperand(0)); in ExpandIntRes_TRUNCATE()
2516 Hi = DAG.getNode(ISD::TRUNCATE, dl, NVT, Hi); in ExpandIntRes_TRUNCATE()
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/
DTargetLowering.cpp422 DAG.getNode(ISD::TRUNCATE, dl, SmallVT, Op.getOperand(0)), in ShrinkDemandedOp()
423 DAG.getNode(ISD::TRUNCATE, dl, SmallVT, Op.getOperand(1))); in ShrinkDemandedOp()
1114 case ISD::TRUNCATE: { in SimplifyDemandedBits()
1154 SDValue NewTrunc = TLO.DAG.getNode(ISD::TRUNCATE, dl, VT, in SimplifyDemandedBits()
1640 case ISD::TRUNCATE: in SimplifyDemandedVectorElts()
1993 if (N0.hasOneUse() && N0.getOpcode() == ISD::TRUNCATE) in SimplifySetCC()
2062 SDValue Trunc = DAG.getNode(ISD::TRUNCATE, dl, MinVT, PreExt); in SimplifySetCC()
2255 return DAG.getNode(ISD::TRUNCATE, dl, VT, N0); in SimplifySetCC()
2298 if (Op0.getOpcode() == ISD::TRUNCATE) in SimplifySetCC()
2315 DAG.getNode(ISD::TRUNCATE, dl, VT, Op0.getOperand(0)), in SimplifySetCC()
[all …]
DDAGCombiner.cpp1088 SDValue Trunc = DAG.getNode(ISD::TRUNCATE, DL, VT, SDValue(ExtLoad, 0)); in ReplaceLoadWithPromotedLoad()
1202 DAG.getNode(ISD::TRUNCATE, DL, VT, DAG.getNode(Opc, DL, PVT, NN0, NN1)); in PromoteIntBinOp()
1272 DAG.getNode(ISD::TRUNCATE, DL, VT, DAG.getNode(Opc, DL, PVT, N0, N1)); in PromoteIntShiftOp()
1345 SDValue Result = DAG.getNode(ISD::TRUNCATE, DL, VT, NewLD); in PromoteLoad()
1556 case ISD::TRUNCATE: return visitTRUNCATE(N); in visit()
2199 if (V.getOpcode() == ISD::TRUNCATE || V.getOpcode() == ISD::ZERO_EXTEND) { in getAsCarry()
3440 return DAG.getNode(ISD::TRUNCATE, DL, VT, N1); in visitMULHS()
3484 return DAG.getNode(ISD::TRUNCATE, DL, VT, N1); in visitMULHU()
3563 Hi = DAG.getNode(ISD::TRUNCATE, DL, VT, Hi); in visitSMUL_LOHI()
3565 Lo = DAG.getNode(ISD::TRUNCATE, DL, VT, Lo); in visitSMUL_LOHI()
[all …]
DLegalizeVectorTypes.cpp101 case ISD::TRUNCATE: in ScalarizeVectorResult()
187 return DAG.getNode(ISD::TRUNCATE, SDLoc(N), EltVT, InOp); in ScalarizeVecRes_BUILD_VECTOR()
217 Op = DAG.getNode(ISD::TRUNCATE, SDLoc(N), EltVT, Op); in ScalarizeVecRes_INSERT_VECTOR_ELT()
304 return DAG.getNode(ISD::TRUNCATE, SDLoc(N), EltVT, InOp); in ScalarizeVecRes_SCALAR_TO_VECTOR()
370 Cond = DAG.getNode(ISD::TRUNCATE, SDLoc(N), BoolVT, Cond); in ScalarizeVecRes_VSELECT()
465 case ISD::TRUNCATE: in ScalarizeVectorOperand()
712 case ISD::TRUNCATE: in SplitVectorResult()
1180 Lo = DAG.getNode(ISD::TRUNCATE, dl, LoVT, Lo); in SplitVecRes_INSERT_VECTOR_ELT()
1182 Hi = DAG.getNode(ISD::TRUNCATE, dl, HiVT, Hi); in SplitVecRes_INSERT_VECTOR_ELT()
1603 case ISD::TRUNCATE: in SplitVectorOperand()
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64TargetTransformInfo.cpp294 { ISD::TRUNCATE, MVT::v4i16, MVT::v4i32, 1 }, in getCastInstrCost()
295 { ISD::TRUNCATE, MVT::v4i32, MVT::v4i64, 0 }, in getCastInstrCost()
296 { ISD::TRUNCATE, MVT::v8i8, MVT::v8i32, 3 }, in getCastInstrCost()
297 { ISD::TRUNCATE, MVT::v16i8, MVT::v16i32, 6 }, in getCastInstrCost()
/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/
DISDOpcodes.h368 TRUNCATE, enumerator
/external/swiftshader/third_party/LLVM/lib/Target/CellSPU/
DSPUISelLowering.cpp320 setOperationAction(ISD::TRUNCATE, MVT::i64, Custom); in SPUTargetLowering()
2210 return DAG.getNode(ISD::TRUNCATE, dl, MVT::i8, in LowerI8Math()
2221 return DAG.getNode(ISD::TRUNCATE, dl, MVT::i8, in LowerI8Math()
2233 : ISD::TRUNCATE; in LowerI8Math()
2244 return DAG.getNode(ISD::TRUNCATE, dl, MVT::i8, in LowerI8Math()
2257 N1Opc = ISD::TRUNCATE; in LowerI8Math()
2262 return DAG.getNode(ISD::TRUNCATE, dl, MVT::i8, in LowerI8Math()
2274 N1Opc = ISD::TRUNCATE; in LowerI8Math()
2278 return DAG.getNode(ISD::TRUNCATE, dl, MVT::i8, in LowerI8Math()
2286 return DAG.getNode(ISD::TRUNCATE, dl, MVT::i8, in LowerI8Math()
[all …]
/external/llvm/lib/Target/SystemZ/
DSystemZISelDAGToDAG.cpp436 if (Opcode == ISD::TRUNCATE) { in expandAddress()
614 SDValue Trunc = CurDAG->getNode(ISD::TRUNCATE, DL, VT, Base); in getAddressOperands()
749 case ISD::TRUNCATE: { in expandRxSBG()
934 RISBG.Input.getOpcode() != ISD::TRUNCATE) in tryRISBGZero()
1026 RxSBG[I].Input.getOpcode() != ISD::TRUNCATE) in tryRxSBG()
/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h401 TRUNCATE, enumerator
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/
DISDOpcodes.h446 TRUNCATE, enumerator
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Nios2/
DNios2ISelLowering.cpp131 ArgValue = DAG.getNode(ISD::TRUNCATE, DL, ValVT, ArgValue); in LowerFormalArguments()
/external/swiftshader/third_party/LLVM/lib/Target/ARM/
DARMSelectionDAGInfo.cpp170 Src = DAG.getNode(ISD::TRUNCATE, dl, MVT::i32, Src); in EmitTargetCodeForMemset()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/SystemZ/
DSystemZISelDAGToDAG.cpp447 if (Opcode == ISD::TRUNCATE) { in expandAddress()
631 SDValue Trunc = CurDAG->getNode(ISD::TRUNCATE, DL, VT, Base); in getAddressOperands()
766 case ISD::TRUNCATE: { in expandRxSBG()
958 RISBG.Input.getOpcode() != ISD::TRUNCATE) in tryRISBGZero()
1064 RxSBG[I].Input.getOpcode() != ISD::TRUNCATE) in tryRxSBG()

123456