Home
last modified time | relevance | path

Searched refs:TSR_WIS (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/powerpc/cpu/mpc85xx/
Dcpu.c355 mtspr(SPRN_TSR, TSR_WIS); in reset_85xx_watchdog()
/external/u-boot/arch/powerpc/include/asm/
Dprocessor.h417 #define TSR_WIS 0x40000000 /* WDT Interrupt Status */ macro