Searched refs:UART_CLK (Results 1 – 2 of 2) sorted by relevance
53 volatile u32 *uart_clk = (volatile u32*)(UART0_ADDR+UART_CLK); in au1x00_serial_setbrg()
638 #define UART_CLK 0x28 /* Baud Rate Clock Divider */ macro