Home
last modified time | relevance | path

Searched refs:V4L2_CID_USER_BASE (Results 1 – 2 of 2) sorted by relevance

/external/kernel-headers/original/uapi/linux/
Dv4l2-controls.h72 #define V4L2_CID_USER_BASE V4L2_CID_BASE macro
153 #define V4L2_CID_USER_MEYE_BASE (V4L2_CID_USER_BASE + 0x1000)
157 #define V4L2_CID_USER_BTTV_BASE (V4L2_CID_USER_BASE + 0x1010)
162 #define V4L2_CID_USER_S2255_BASE (V4L2_CID_USER_BASE + 0x1030)
168 #define V4L2_CID_USER_SI476X_BASE (V4L2_CID_USER_BASE + 0x1040)
172 #define V4L2_CID_USER_TI_VPE_BASE (V4L2_CID_USER_BASE + 0x1050)
176 #define V4L2_CID_USER_SAA7134_BASE (V4L2_CID_USER_BASE + 0x1060)
180 #define V4L2_CID_USER_ADV7180_BASE (V4L2_CID_USER_BASE + 0x1070)
184 #define V4L2_CID_USER_TC358743_BASE (V4L2_CID_USER_BASE + 0x1080)
189 #define V4L2_CID_USER_MAX217X_BASE (V4L2_CID_USER_BASE + 0x1090)
[all …]
Dxilinx-v4l2-controls.h27 #define V4L2_CID_XILINX_BASE (V4L2_CID_USER_BASE + V4L2_CID_XILINX_OFFSET)
37 #define V4L2_CID_XILINX_TPG (V4L2_CID_USER_BASE + 0xc000)