Searched refs:VSRLDQ (Results 1 – 7 of 7) sorted by relevance
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.h | 308 VSHLDQ, VSRLDQ, enumerator
|
| D | X86InstrFragmentsSIMD.td | 173 def X86vshrdq : SDNode<"X86ISD::VSRLDQ", SDTIntShiftOp>;
|
| D | X86ISelLowering.cpp | 3802 case X86ISD::VSRLDQ: in isTargetShuffle()
4905 case X86ISD::VSRLDQ: in getTargetShuffleMask()
5475 unsigned Opc = isLeft ? X86ISD::VSHLDQ : X86ISD::VSRLDQ; in getVShift()
7819 SDValue HiShift = DAG.getNode(X86ISD::VSRLDQ, DL, MVT::v16i8, Hi, in lowerVectorShuffleAsByteRotate()
7879 : (ByteShift ? X86ISD::VSRLDQ : X86ISD::VSRLI); in lowerVectorShuffleAsShift()
22186 case X86ISD::VSRLDQ: return "X86ISD::VSRLDQ"; in getTargetNodeName()
30998 case X86ISD::VSRLDQ: in PerformDAGCombine()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/ |
| D | X86ISelLowering.h | 315 VSHLDQ, VSRLDQ, enumerator
|
| D | X86InstrFragmentsSIMD.td | 151 def X86vshrdq : SDNode<"X86ISD::VSRLDQ", X86vshiftimm>;
|
| D | X86ISelLowering.cpp | 4371 case X86ISD::VSRLDQ: in isTargetShuffle()
5836 case X86ISD::VSRLDQ: in getTargetShuffleMask()
6696 unsigned Opc = isLeft ? X86ISD::VSHLDQ : X86ISD::VSRLDQ; in getVShift()
10102 SDValue HiShift = DAG.getNode(X86ISD::VSRLDQ, DL, MVT::v16i8, Hi, in lowerVectorShuffleAsByteRotate()
10191 : (ByteShift ? X86ISD::VSRLDQ : X86ISD::VSRLI); in matchVectorShuffleAsShift()
26011 case X86ISD::VSRLDQ: return "X86ISD::VSRLDQ"; in getTargetNodeName()
39701 case X86ISD::VSRLDQ: in PerformDAGCombine()
|
| /external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/X86/ |
| D | X86GenFastISel.inc | 14223 // FastEmit functions for X86ISD::VSRLDQ.
14456 case X86ISD::VSRLDQ: return fastEmit_X86ISD_VSRLDQ_ri(VT, RetVT, Op0, Op0IsKill, imm1);
|