Home
last modified time | relevance | path

Searched refs:WR_LVL_PH_SEL_MASK (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/drivers/ddr/marvell/a38x/
Dmv_ddr_regs.h386 #define WR_LVL_PH_SEL_MASK 0x7 macro
Dddr3_training_leveling.c1101 reg_data &= ~(WR_LVL_PH_SEL_MASK << WR_LVL_PH_SEL_OFFS); in ddr3_tip_dynamic_write_leveling()