Home
last modified time | relevance | path

Searched refs:adll_tap (Results 1 – 5 of 5) sorted by relevance

/external/u-boot/drivers/ddr/marvell/a38x/
Dddr3_training_bist.c489 u32 adll_tap; in mv_ddr_dm_vw_get() local
511 for (adll_tap = 0; adll_tap < ADLL_TAPS_PER_PERIOD; adll_tap++) { in mv_ddr_dm_vw_get()
513 odpg_addr = adll_tap * burst_len; in mv_ddr_dm_vw_get()
543 for (adll_tap = 0; adll_tap < ADLL_TAPS_PER_PERIOD; adll_tap++) { in mv_ddr_dm_vw_get()
545 DDR_PHY_DATA, CTX_PHY_REG(cs), adll_tap); in mv_ddr_dm_vw_get()
547 odpg_addr = adll_tap * burst_len; in mv_ddr_dm_vw_get()
580 for (adll_tap = 0; adll_tap < ADLL_TAPS_PER_PERIOD; adll_tap++) { in mv_ddr_dm_vw_get()
582 odpg_addr = adll_tap * burst_len; in mv_ddr_dm_vw_get()
588 idx = ADLL_TAPS_PER_PERIOD * subphy + adll_tap; in mv_ddr_dm_vw_get()
Dddr3_training_hw_algo.c627 int ddr3_tip_cmd_addr_init_delay(u32 dev_num, u32 adll_tap) in ddr3_tip_cmd_addr_init_delay() argument
653 ck_num_adll_tap = ck_delay / adll_tap; in ddr3_tip_cmd_addr_init_delay()
654 ca_num_adll_tap = ca_delay / adll_tap; in ddr3_tip_cmd_addr_init_delay()
666 ck_num_adll_tap, ca_num_adll_tap, adll_tap)); in ddr3_tip_cmd_addr_init_delay()
Dddr3_training_hw_algo.h11 int ddr3_tip_cmd_addr_init_delay(u32 dev_num, u32 adll_tap);
Dddr3_training.c362 u32 bus_cnt = 0, adll_tap = 0; in hws_ddr3_tip_init_controller() local
685 adll_tap = MEGA / (freq_val[freq] * 64); in hws_ddr3_tip_init_controller()
686 ddr3_tip_cmd_addr_init_delay(dev_num, adll_tap); in hws_ddr3_tip_init_controller()
1269 u32 adll_tap = 0; in ddr3_tip_freq_set() local
1547 adll_tap = (is_dll_off == 1) ? 1000 : (MEGA / (freq_val[frequency] * 64)); in ddr3_tip_freq_set()
1548 ddr3_tip_cmd_addr_init_delay(dev_num, adll_tap); in ddr3_tip_freq_set()
Dddr3_training_pbs.c36 int adll_tap = MEGA / freq_val[medium_freq] / 64; in ddr3_tip_pbs() local
787 adll_tap / in ddr3_tip_pbs()