/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Mips/llvm-ir/ |
D | urem.ll | 52 ; MMR3: andi16 $[[T0:[0-9]+]], $5, 1 53 ; MMR3: andi16 $[[T1:[0-9]+]], $4, 1 57 ; MMR3: andi16 $[[T0]], $[[T0]], 1 61 ; MMR6: andi16 $[[T0:[0-9]+]], $5, 1 62 ; MMR6: andi16 $[[T1:[0-9]+]], $4, 1 97 ; MMR3: andi16 $[[T0:[0-9]+]], $5, 255 98 ; MMR3: andi16 $[[T1:[0-9]+]], $4, 255 104 ; MMR6: andi16 $[[T0:[0-9]+]], $5, 255 105 ; MMR6: andi16 $[[T1:[0-9]+]], $4, 255 139 ; MMR3: andi16 $[[T0:[0-9]+]], $5, 65535 [all …]
|
D | select-int.ll | 55 ; MM32R3: andi16 $[[T0:[0-9]+]], $4, 1 59 ; MMR6: andi16 $[[T0:[0-9]+]], $4, 1 91 ; MM32R3: andi16 $[[T0:[0-9]+]], $4, 1 95 ; MMR6: andi16 $[[T0:[0-9]+]], $4, 1 128 ; MM32R3: andi16 $[[T0:[0-9]+]], $4, 1 132 ; MMR6: andi16 $[[T0:[0-9]+]], $4, 1 195 ; MM32R3: andi16 $[[T0:[0-9]+]], $4, 1 201 ; MM32R6: andi16 $[[T0:[0-9]+]], $4, 1
|
D | and.ll | 438 ; MM32R3-NEXT: andi16 $2, $4, 4 443 ; MM32R6-NEXT: andi16 $2, $4, 4 483 ; MM32R3-NEXT: andi16 $2, $4, 4 488 ; MM32R6-NEXT: andi16 $2, $4, 4 528 ; MM32R3-NEXT: andi16 $2, $4, 4 533 ; MM32R6-NEXT: andi16 $2, $4, 4 576 ; MM32R3-NEXT: andi16 $3, $5, 4 582 ; MM32R6-NEXT: andi16 $3, $5, 4 635 ; MM32R3-NEXT: andi16 $5, $7, 4 643 ; MM32R6-NEXT: andi16 $5, $7, 4 [all …]
|
D | ashr.ll | 139 ; MMR3-NEXT: andi16 $2, $5, 255 145 ; MMR6-NEXT: andi16 $2, $5, 255 205 ; MMR3-NEXT: andi16 $2, $5, 65535 211 ; MMR6-NEXT: andi16 $2, $5, 65535 373 ; MMR3-NEXT: andi16 $5, $7, 32 382 ; MMR6-NEXT: andi16 $3, $7, 32 813 ; MMR3-NEXT: andi16 $2, $7, 32 815 ; MMR3-NEXT: andi16 $5, $16, 32 834 ; MMR3-NEXT: andi16 $2, $2, 32 889 ; MMR6-NEXT: andi16 $2, $7, 32 [all …]
|
D | lshr.ll | 152 ; MMR3-NEXT: andi16 $2, $2, 255 158 ; MMR6-NEXT: andi16 $2, $2, 255 224 ; MMR3-NEXT: andi16 $2, $2, 65535 230 ; MMR6-NEXT: andi16 $2, $2, 65535 398 ; MMR3-NEXT: andi16 $4, $7, 32 411 ; MMR6-NEXT: andi16 $2, $7, 32 833 ; MMR3-NEXT: andi16 $3, $7, 32 846 ; MMR3-NEXT: andi16 $3, $16, 32 860 ; MMR3-NEXT: andi16 $3, $3, 32 928 ; MMR6-NEXT: andi16 $16, $3, 32 [all …]
|
D | shl.ll | 165 ; MMR3-NEXT: andi16 $2, $5, 255 172 ; MMR6-NEXT: andi16 $2, $5, 255 253 ; MMR3-NEXT: andi16 $2, $5, 65535 260 ; MMR6-NEXT: andi16 $2, $5, 65535 430 ; MMR3-NEXT: andi16 $4, $7, 32 443 ; MMR6-NEXT: andi16 $3, $7, 32 861 ; MMR3-NEXT: andi16 $4, $6, 32 877 ; MMR3-NEXT: andi16 $4, $16, 32 891 ; MMR3-NEXT: andi16 $4, $4, 32 949 ; MMR6-NEXT: andi16 $16, $3, 32 [all …]
|
D | srem.ll | 52 ; MMR3: andi16 $[[T0]], $[[T0]], 1 58 ; MMR6: andi16 $[[T0]], $[[T0]], 1
|
D | sdiv.ll | 54 ; MMR3: andi16 $[[T0]], $[[T0]], 1 60 ; MMR6: andi16 $[[T0]], $[[T0]], 1
|
/external/llvm/test/CodeGen/Mips/llvm-ir/ |
D | urem.ll | 55 ; MMR3: andi16 $[[T0:[0-9]+]], $5, 1 56 ; MMR3: andi16 $[[T1:[0-9]+]], $4, 1 63 ; MMR6: andi16 $[[T0:[0-9]+]], $5, 1 64 ; MMR6: andi16 $[[T1:[0-9]+]], $4, 1 99 ; MMR3: andi16 $[[T0:[0-9]+]], $5, 255 100 ; MMR3: andi16 $[[T1:[0-9]+]], $4, 255 106 ; MMR6: andi16 $[[T0:[0-9]+]], $5, 255 107 ; MMR6: andi16 $[[T1:[0-9]+]], $4, 255 141 ; MMR3: andi16 $[[T0:[0-9]+]], $5, 65535 142 ; MMR3: andi16 $[[T1:[0-9]+]], $4, 65535 [all …]
|
D | and.ll | 172 ; MM: andi16 $2, $4, 4 186 ; MM: andi16 $2, $4, 4 200 ; MM: andi16 $2, $4, 4 215 ; MM32: andi16 $3, $5, 4 236 ; MM32: andi16 $5, $7, 4 266 ; MM: andi16 $2, $4, 31 280 ; MM: andi16 $2, $4, 31 294 ; MM: andi16 $2, $4, 31 309 ; MM32: andi16 $3, $5, 31 330 ; MM32: andi16 $5, $7, 31 [all …]
|
D | select-int.ll | 54 ; MM32R3: andi16 $[[T0:[0-9]+]], $4, 1 58 ; MMR6: andi16 $[[T0:[0-9]+]], $4, 1 89 ; MM32R3: andi16 $[[T0:[0-9]+]], $4, 1 93 ; MMR6: andi16 $[[T0:[0-9]+]], $4, 1 124 ; MM32R3: andi16 $[[T0:[0-9]+]], $4, 1 128 ; MMR6: andi16 $[[T0:[0-9]+]], $4, 1 191 ; MM32R3: andi16 $[[T0:[0-9]+]], $4, 1 197 ; MM32R6: andi16 $[[T0:[0-9]+]], $4, 1
|
D | lshr.ll | 49 ; MM: andi16 $2, $[[T0]], 255 62 ; MM: andi16 $2, $[[T0]], 65535 131 ; MMR3: andi16 $[[T6:[0-9]+]], $7, 32 141 ; MMR6: andi16 $[[T5:[0-9]+]], $7, 32
|
D | ashr.ll | 49 ; MM: andi16 $[[T0:[0-9]+]], $5, 255 63 ; MM: andi16 $[[T0:[0-9]+]], $5, 65535 137 ; MMR3: andi16 $[[T6:[0-9]+]], $7, 32 143 ; MMR6: andi16 $[[T1:[0-9]+]], $7, 32
|
D | shl.ll | 55 ; MM: andi16 $[[T0:[0-9]+]], $5, 255 76 ; MM: andi16 $[[T0:[0-9]+]], $5, 65535 147 ; MMR3: andi16 $[[T6:[0-9]+]], $7, 32 157 ; MMR6: andi16 $[[T5:[0-9]+]], $7, 32
|
D | select-flt.ll | 66 ; MM32R3: andi16 $[[T0:[0-9]+]], $4, 1 101 ; MM32R3: andi16 $[[T0:[0-9]+]], $6, 1
|
D | select-dbl.ll | 77 ; MM32R3: andi16 $[[T0:[0-9]+]], $4, 1 124 ; MM32R3: andi16 $[[T1:[0-9]+]], $[[T0:[0-9]+]], 1
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/Mips/ |
D | fcmp.ll | 63 ; MMR6-DAG: andi16 $2, $[[T1]], 1 96 ; MMR6-DAG: andi16 $2, $[[T1]], 1 129 ; MMR6-DAG: andi16 $2, $[[T1]], 1 162 ; MMR6-DAG: andi16 $2, $[[T1]], 1 195 ; MMR6-DAG: andi16 $2, $[[T1]], 1 231 ; MMR6-DAG: andi16 $2, $[[T2]], 1 267 ; MMR6-DAG: andi16 $2, $[[T2]], 1 300 ; MMR6-DAG: andi16 $2, $[[T1]], 1 333 ; MMR6-DAG: andi16 $2, $[[T1]], 1 366 ; MMR6-DAG: andi16 $2, $[[T1]], 1 [all …]
|
D | micromips-andi.ll | 24 ; CHECK: andi16 ${{[2-7]|16|17}}, ${{[2-7]|16|17}}
|
D | micromips-mtc-mfc.ll | 31 ; MM6-NEXT: andi16 $2, $2, 1 # encoding: [0x2d,0x21]
|
/external/llvm/test/CodeGen/Mips/ |
D | fcmp.ll | 66 ; MMR6-DAG: andi16 $2, $[[T1]], 1 100 ; MMR6-DAG: andi16 $2, $[[T1]], 1 134 ; MMR6-DAG: andi16 $2, $[[T1]], 1 168 ; MMR6-DAG: andi16 $2, $[[T1]], 1 202 ; MMR6-DAG: andi16 $2, $[[T1]], 1 239 ; MMR6-DAG: andi16 $2, $[[T2]], 1 276 ; MMR6-DAG: andi16 $2, $[[T2]], 1 310 ; MMR6-DAG: andi16 $2, $[[T1]], 1 344 ; MMR6-DAG: andi16 $2, $[[T1]], 1 378 ; MMR6-DAG: andi16 $2, $[[T1]], 1 [all …]
|
D | micromips-andi.ll | 24 ; CHECK: andi16 ${{[2-7]|16|17}}, ${{[2-7]|16|17}}
|
/external/llvm/test/MC/Mips/ |
D | micromips-16-bit-instructions.s | 14 # CHECK-EL: andi16 $16, $2, 31 # encoding: [0x29,0x2c] 69 # CHECK-EB: andi16 $16, $2, 31 # encoding: [0x2c,0x29] 122 andi16 $16, $2, 31
|
D | micromips-invalid.s | 10 andi16 $16, $10, 0x1f # CHECK: :[[@LINE]]:{{[0-9]+}}: error: invalid operand for instruction 11 andi16 $16, $2, 17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: immediate operand value out of range
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/ |
D | micromips-16-bit-instructions.s | 14 # CHECK-EL: andi16 $16, $2, 31 # encoding: [0x29,0x2c] 69 # CHECK-EB: andi16 $16, $2, 31 # encoding: [0x2c,0x29] 122 andi16 $16, $2, 31
|
D | micromips-invalid.s | 10 andi16 $16, $10, 0x1f # CHECK: :[[@LINE]]:{{[0-9]+}}: error: invalid operand for instruction 11 andi16 $16, $2, 17 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: immediate operand value out of range
|