Home
last modified time | relevance | path

Searched refs:apllcfg (Results 1 – 2 of 2) sorted by relevance

/external/u-boot/arch/arm/mach-imx/mx7ulp/
Dscg.c270 reg = readl(&scg1_regs->apllcfg); in scg_apll_get_rate()
341 reg = readl(&scg1_regs->apllcfg); in scg_ddr_get_rate()
514 reg = readl(&scg1_regs->apllcfg); in decode_pll()
972 writel(SCG1_APLL_CFG_NUM_24M_OSC, &scg1_regs->apllcfg); in scg_a7_apll_init()
/external/u-boot/arch/arm/include/asm/arch-mx7ulp/
Dscg.h301 u32 apllcfg; /* Auxiliary PLL Configuration Register */ member