/external/llvm/test/MC/Disassembler/Mips/mips32r6/ |
D | valid-mips32r6-el.txt | 14 0x01 0x00 0xa0 0x45 # CHECK: bc1nez $f0, 8 15 0x01 0x00 0xbf 0x45 # CHECK: bc1nez $f31, 8
|
D | valid-mips32r6.txt | 79 0x45 0xa0 0x00 0x01 # CHECK: bc1nez $f0, 8 82 0x45 0xbf 0x00 0x01 # CHECK: bc1nez $f31, 8
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/Mips/mips32r6/ |
D | valid-mips32r6-el.txt | 14 0x01 0x00 0xa0 0x45 # CHECK: bc1nez $f0, 8 15 0x01 0x00 0xbf 0x45 # CHECK: bc1nez $f31, 8
|
D | valid-mips32r6.txt | 85 0x45 0xa0 0x00 0x01 # CHECK: bc1nez $f0, 8 88 0x45 0xbf 0x00 0x01 # CHECK: bc1nez $f31, 8
|
/external/llvm/test/MC/Disassembler/Mips/mips64r6/ |
D | valid-mips64r6-el.txt | 14 0x01 0x00 0xa0 0x45 # CHECK: bc1nez $f0, 8 15 0x01 0x00 0xbf 0x45 # CHECK: bc1nez $f31, 8
|
D | valid-mips64r6.txt | 98 0x45 0xa0 0x00 0x01 # CHECK: bc1nez $f0, 8 101 0x45 0xbf 0x00 0x01 # CHECK: bc1nez $f31, 8
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/Mips/mips64r6/ |
D | valid-mips64r6-el.txt | 13 0x01 0x00 0xa0 0x45 # CHECK: bc1nez $f0, 8 14 0x01 0x00 0xbf 0x45 # CHECK: bc1nez $f31, 8
|
D | valid-mips64r6.txt | 104 0x45 0xa0 0x00 0x01 # CHECK: bc1nez $f0, 8 107 0x45 0xbf 0x00 0x01 # CHECK: bc1nez $f31, 8
|
/external/v8/src/mips/ |
D | assembler-mips.h | 1069 void bc1nez(int16_t offset, FPURegister ft); 1070 inline void bc1nez(Label* L, FPURegister ft) { in bc1nez() function 1071 bc1nez(shifted_branch_offset(L), ft); in bc1nez()
|
D | assembler-mips.cc | 3176 void Assembler::bc1nez(int16_t offset, FPURegister ft) { in bc1nez() function in v8::internal::Assembler
|
D | macro-assembler-mips.cc | 2153 bc1nez(target, kDoubleCompareReg); in BranchTrueShortF()
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/ |
D | target-soft-float.s | 63 bc1nez $f2, 456
|
/external/llvm/test/MC/Mips/ |
D | target-soft-float.s | 63 bc1nez $f2, 456
|
/external/v8/src/mips64/ |
D | assembler-mips64.h | 1141 void bc1nez(int16_t offset, FPURegister ft); 1142 inline void bc1nez(Label* L, FPURegister ft) { in bc1nez() function 1143 bc1nez(shifted_branch_offset(L), ft); in bc1nez()
|
D | assembler-mips64.cc | 3492 void Assembler::bc1nez(int16_t offset, FPURegister ft) { in bc1nez() function in v8::internal::Assembler
|
D | macro-assembler-mips64.cc | 2667 bc1nez(target, kDoubleCompareReg); in BranchTrueShortF()
|
/external/llvm/lib/Target/Mips/ |
D | Mips32r6InstrInfo.td | 421 class BC1NEZ_DESC : COP1_BCCZ_DESC_BASE<"bc1nez $ft, $offset">;
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/ |
D | Mips32r6InstrInfo.td | 460 class BC1NEZ_DESC : COP1_BCCZ_DESC_BASE<"bc1nez $ft, $offset">;
|
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/Mips/ |
D | MipsGenAsmMatcher.inc | 4848 "bit132\002bc\004bc16\006bc1eqz\007bc1eqzc\004bc1f\005bc1fl\006bc1nez\007" 5262 …{ 822 /* bc1nez */, Mips::BC1NEZ, Convert__FGR64AsmReg1_0__JumpTarget1_1, Feature_HasStdEnc|Featur… 8111 …eature_HasMips32r6|Feature_IsNotSoftFloat|Feature_NotInMicroMips, 822 /* bc1nez */, MCK_FGR64AsmRe… 8112 …eature_HasMips32r6|Feature_IsNotSoftFloat|Feature_NotInMicroMips, 822 /* bc1nez */, MCK_JumpTarget…
|