/external/llvm/include/llvm/CodeGen/ |
D | ValueTypes.h | 218 bool bitsLE(EVT VT) const { in bitsLE() function
|
D | MachineValueType.h | 547 bool bitsLE(MVT VT) const { in bitsLE() function
|
D | SelectionDAG.h | 656 VT.getVectorElementType().bitsLE(Op.getValueType()))) &&
|
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/ |
D | ValueTypes.h | 247 bool bitsLE(EVT VT) const { in bitsLE() function
|
D | SelectionDAG.h | 751 VT.getVectorElementType().bitsLE(Op.getValueType()))) &&
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/SelectionDAG/ |
D | LegalizeFloatTypes.cpp | 1148 assert(LD->getMemoryVT().bitsLE(NVT) && "Float type not round?"); in ExpandFloatRes_LOAD() 1178 if (SrcVT.bitsLE(MVT::i32)) { in ExpandFloatRes_XINT_TO_FP() 1186 if (SrcVT.bitsLE(MVT::i64)) { in ExpandFloatRes_XINT_TO_FP() 1190 } else if (SrcVT.bitsLE(MVT::i128)) { in ExpandFloatRes_XINT_TO_FP() 1453 assert(ST->getMemoryVT().bitsLE(NVT) && "Float type not round?"); in ExpandFloatOp_STORE()
|
D | LegalizeIntegerTypes.cpp | 390 assert(Res.getValueType().bitsLE(NVT) && "Extension doesn't make sense!"); in PromoteIntRes_INT_EXTEND() 522 assert(NVT.bitsLE(SVT) && "Integer type overpromoted?"); in PromoteIntRes_SETCC() 1619 if (Op.getValueType().bitsLE(NVT)) { in ExpandIntRes_ANY_EXTEND() 1785 if (N->getMemoryVT().bitsLE(NVT)) { in ExpandIntRes_LOAD() 2134 if (Op.getValueType().bitsLE(NVT)) { in ExpandIntRes_SIGN_EXTEND() 2166 if (EVT.bitsLE(Lo.getValueType())) { in ExpandIntRes_SIGN_EXTEND_INREG() 2366 if (Op.getValueType().bitsLE(NVT)) { in ExpandIntRes_ZERO_EXTEND() 2667 if (N->getMemoryVT().bitsLE(NVT)) { in ExpandIntOp_STORE()
|
D | SelectionDAG.cpp | 777 EltVT.bitsLE(I->getValueType()))) && in VerifyNodeCommon() 2591 VT.getVectorElementType().bitsLE(Operand.getValueType()))) && in getNode() 2802 assert(EVT.bitsLE(VT) && "Not rounding down!"); in getNode() 2810 VT.bitsLE(N1.getValueType()) && in getNode() 2823 assert(EVT.bitsLE(VT) && "Not extending!"); in getNode() 2838 assert(EVT.bitsLE(VT) && "Not extending!"); in getNode()
|
D | TargetLowering.cpp | 2155 isTypeLegal(VT) && VT.bitsLE(N0.getValueType())) { in SimplifySetCC() 2304 (isTypeLegal(VT) && VT.bitsLE(N0.getValueType()))) && in SimplifySetCC()
|
D | SelectionDAGBuilder.cpp | 289 bool Smaller = ValueVT.bitsLE(PartVT); in getCopyFromPartsVector() 307 bool Smaller = ValueVT.bitsLE(PartVT); in getCopyFromPartsVector() 478 bool Smaller = PartVT.bitsLE(ValueVT); in getCopyToPartsVector() 488 bool Smaller = ValueVT.bitsLE(PartVT); in getCopyToPartsVector()
|
/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/ |
D | ValueTypes.h | 554 bool bitsLE(EVT VT) const { in bitsLE() function
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | LegalizeFloatTypes.cpp | 1387 assert(LD->getMemoryVT().bitsLE(NVT) && "Float type not round?"); in ExpandFloatRes_LOAD() 1417 if (SrcVT.bitsLE(MVT::i32)) { in ExpandFloatRes_XINT_TO_FP() 1426 if (SrcVT.bitsLE(MVT::i64)) { in ExpandFloatRes_XINT_TO_FP() 1430 } else if (SrcVT.bitsLE(MVT::i128)) { in ExpandFloatRes_XINT_TO_FP() 1708 assert(ST->getMemoryVT().bitsLE(NVT) && "Float type not round?"); in ExpandFloatOp_STORE()
|
D | LegalizeIntegerTypes.cpp | 454 assert(Res.getValueType().bitsLE(NVT) && "Extension doesn't make sense!"); in PromoteIntRes_INT_EXTEND() 623 assert(NVT.bitsLE(SVT) && "Integer type overpromoted?"); in PromoteIntRes_SETCC() 1869 if (Op.getValueType().bitsLE(NVT)) { in ExpandIntRes_ANY_EXTEND() 2063 if (N->getMemoryVT().bitsLE(NVT)) { in ExpandIntRes_LOAD() 2427 if (Op.getValueType().bitsLE(NVT)) { in ExpandIntRes_SIGN_EXTEND() 2460 if (EVT.bitsLE(Lo.getValueType())) { in ExpandIntRes_SIGN_EXTEND_INREG() 2685 if (Op.getValueType().bitsLE(NVT)) { in ExpandIntRes_ZERO_EXTEND() 3055 if (N->getMemoryVT().bitsLE(NVT)) { in ExpandIntOp_STORE()
|
D | SelectionDAG.cpp | 701 EltVT.bitsLE(I->getValueType()))) && in VerifySDNode() 1021 if (VT.bitsLE(Op.getValueType())) in getBoolExtOrTrunc() 3180 VT.getVectorElementType().bitsLE(Operand.getValueType()))) && in getNode() 3605 assert(EVT.bitsLE(VT) && "Not rounding down!"); in getNode() 3613 VT.bitsLE(N1.getValueType()) && in getNode() 3626 assert(EVT.bitsLE(VT) && "Not extending!"); in getNode() 3641 assert(EVT.bitsLE(VT) && "Not extending!"); in getNode()
|
D | TargetLowering.cpp | 1655 isTypeLegal(VT) && VT.bitsLE(N0.getValueType())) { in SimplifySetCC() 1827 (isTypeLegal(VT) && VT.bitsLE(N0.getValueType()))) && in SimplifySetCC()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/SelectionDAG/ |
D | LegalizeFloatTypes.cpp | 1441 assert(LD->getMemoryVT().bitsLE(NVT) && "Float type not round?"); in ExpandFloatRes_LOAD() 1471 if (SrcVT.bitsLE(MVT::i32)) { in ExpandFloatRes_XINT_TO_FP() 1480 if (SrcVT.bitsLE(MVT::i64)) { in ExpandFloatRes_XINT_TO_FP() 1484 } else if (SrcVT.bitsLE(MVT::i128)) { in ExpandFloatRes_XINT_TO_FP() 1725 assert(ST->getMemoryVT().bitsLE(NVT) && "Float type not round?"); in ExpandFloatOp_STORE()
|
D | LegalizeIntegerTypes.cpp | 448 assert(Res.getValueType().bitsLE(NVT) && "Extension doesn't make sense!"); in PromoteIntRes_INT_EXTEND() 2042 if (Op.getValueType().bitsLE(NVT)) { in ExpandIntRes_ANY_EXTEND() 2247 if (N->getMemoryVT().bitsLE(NVT)) { in ExpandIntRes_LOAD() 2613 if (Op.getValueType().bitsLE(NVT)) { in ExpandIntRes_SIGN_EXTEND() 2645 if (EVT.bitsLE(Lo.getValueType())) { in ExpandIntRes_SIGN_EXTEND_INREG() 2847 if (Op.getValueType().bitsLE(NVT)) { in ExpandIntRes_ZERO_EXTEND() 3213 if (N->getMemoryVT().bitsLE(NVT)) { in ExpandIntOp_STORE()
|
D | SelectionDAG.cpp | 798 EltVT.bitsLE(I->getValueType()))) && in VerifySDNode() 1102 if (VT.bitsLE(Op.getValueType())) in getBoolExtOrTrunc() 4083 VT.getVectorElementType().bitsLE(Operand.getValueType()))) && in getNode() 4536 assert(EVT.bitsLE(VT) && "Not rounding down!"); in getNode() 4544 VT.bitsLE(N1.getValueType()) && in getNode() 4558 assert(EVT.bitsLE(VT) && "Not extending!"); in getNode() 4573 assert(EVT.bitsLE(VT) && "Not extending!"); in getNode()
|
D | TargetLowering.cpp | 2252 isTypeLegal(VT) && VT.bitsLE(N0.getValueType())) { in SimplifySetCC() 2461 (isTypeLegal(VT) && VT.bitsLE(N0.getValueType()))) && in SimplifySetCC()
|
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/Support/ |
D | MachineValueType.h | 787 bool bitsLE(MVT VT) const { in bitsLE() function
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
D | R600ISelLowering.cpp | 1274 assert(VT.bitsLE(MVT::i32)); in LowerSTORE()
|
D | SIISelLowering.cpp | 1150 if (VT.getVectorNumElements() != 1 && VT.getScalarType().bitsLE(MVT::i16)) in getPreferredVectorAction() 4020 return Op.getValueType().bitsLE(VT) ? in getFPExtOrFPTrunc()
|
D | AMDGPUISelLowering.cpp | 3145 if (Subtarget->has16BitInsts() && VT.getScalarType().bitsLE(MVT::i16)) in performMulCombine()
|
/external/llvm/lib/Target/AMDGPU/ |
D | R600ISelLowering.cpp | 1375 assert(VT.bitsLE(MVT::i32)); in LowerSTORE()
|
D | SIISelLowering.cpp | 526 if (VT.getVectorNumElements() != 1 && VT.getScalarType().bitsLE(MVT::i16)) in getPreferredVectorAction()
|