/external/u-boot/drivers/clk/tegra/ |
D | tegra186-clk.c | 41 req.clk_set_rate.rate = rate; in tegra186_clk_set_rate() 48 return resp.clk_set_rate.rate; in tegra186_clk_set_rate()
|
/external/perfetto/src/traced/probes/ftrace/test/data/synthetic/ |
D | available_events | 7 clk:clk_set_rate
|
/external/u-boot/arch/arm/include/asm/kona-common/ |
D | clk.h | 22 int clk_set_rate(struct clk *clk, unsigned long rate);
|
/external/perfetto/src/traced/probes/ftrace/test/data/synthetic/events/clk/clk_set_rate/ |
D | format | 1 name: clk_set_rate
|
/external/u-boot/drivers/mmc/ |
D | uniphier-sd.c | 46 priv->mclk = clk_set_rate(&clk, ULONG_MAX); in uniphier_sd_probe()
|
D | rockchip_sdhci.c | 54 ret = clk_set_rate(&clk, max_frequency); in arasan_sdhci_probe()
|
D | atmel_sdhci.c | 82 ret = clk_set_rate(&clk, ATMEL_SDHC_GCK_RATE); in atmel_sdhci_probe()
|
D | msm_sdhci.c | 78 ret = clk_set_rate(&clk, clk_rate); in msm_sdc_clk_init()
|
D | rockchip_dw_mmc.c | 42 ret = clk_set_rate(&priv->clk, freq); in rockchip_dwmmc_get_mmc_clk()
|
D | tegra_mmc.c | 372 rate = clk_set_rate(&priv->clk, clock); in tegra_mmc_change_clock() 639 ret = clk_set_rate(&priv->clk, 20000000); in tegra_mmc_probe()
|
/external/u-boot/arch/arm/cpu/armv7/bcm281xx/ |
D | clk-sdio.c | 59 ret = clk_set_rate(c, rate); in clk_sdio_enable()
|
/external/u-boot/arch/arm/cpu/armv7/bcm235xx/ |
D | clk-sdio.c | 59 ret = clk_set_rate(c, rate); in clk_sdio_enable()
|
/external/u-boot/board/synopsys/hsdk/ |
D | clk-lib.c | 41 ret = clk_set_rate(&clk, priv_rate); in soc_clk_ctl()
|
/external/u-boot/drivers/clk/at91/ |
D | clk-system.c | 67 return clk_set_rate(&clk_dev, rate); in system_clk_set_rate()
|
/external/u-boot/drivers/video/rockchip/ |
D | rk3288_hdmi.c | 69 ret = clk_set_rate(&clk, 384000000); in rk3288_clk_config()
|
/external/u-boot/include/ |
D | clk.h | 246 ulong clk_set_rate(struct clk *clk, ulong rate);
|
/external/u-boot/arch/arm/include/asm/arch-tegra/ |
D | bpmp_abi.h | 937 struct cmd_clk_set_rate_request clk_set_rate; member 981 struct cmd_clk_set_rate_response clk_set_rate; member
|
/external/u-boot/drivers/clk/ |
D | clk-uclass.c | 221 ret = clk_set_rate(&clk, rates[index]); in clk_set_default_rates() 335 ulong clk_set_rate(struct clk *clk, ulong rate) in clk_set_rate() function
|
D | clk_sandbox_test.c | 61 return clk_set_rate(&sbct->clks[id], rate); in sandbox_clk_test_set_rate()
|
/external/u-boot/drivers/net/ |
D | gmac_rockchip.c | 461 rate = clk_set_rate(&clk, 125000000); in gmac_rockchip_probe() 476 rate = clk_set_rate(&clk, 50000000); in gmac_rockchip_probe()
|
/external/u-boot/arch/arm/mach-rockchip/ |
D | rk3188-board-spl.c | 89 ret = clk_set_rate(&clk, 600000000); in setup_arm_clock()
|
D | rk3288-board.c | 121 ret = clk_set_rate(&clk, 1800000000); in veyron_init()
|
/external/u-boot/drivers/adc/ |
D | rockchip-saradc.c | 109 ret = clk_set_rate(&clk, priv->data->clk_rate); in rockchip_saradc_probe()
|
/external/u-boot/drivers/serial/ |
D | serial_msm.c | 182 ret = clk_set_rate(&clk, clk_rate); in msm_uart_clk_init()
|
/external/u-boot/drivers/video/ |
D | ipu_disp.c | 877 clk_set_rate(di_parent, in ipu_init_sync_panel() 880 clk_set_rate(g_di_clk[disp], in ipu_init_sync_panel() 891 clk_set_rate(g_pixel_clk[disp], rounded_pixel_clk); in ipu_init_sync_panel()
|