| /external/clang/lib/AST/ |
| D | Stmt.cpp | 696 StringLiteral **clobbers, SourceLocation rparenloc) in GCCAsmStmt() argument
712 std::copy(clobbers, clobbers + NumClobbers, Clobbers); in GCCAsmStmt()
720 StringRef asmstr, ArrayRef<StringRef> clobbers, in MSAsmStmt() argument
723 numinputs, clobbers.size()), LBraceLoc(lbraceloc), in MSAsmStmt()
726 initialize(C, asmstr, asmtoks, constraints, exprs, clobbers); in MSAsmStmt()
737 ArrayRef<StringRef> clobbers) { in initialize() argument
739 assert(NumClobbers == clobbers.size()); in initialize()
760 std::transform(clobbers.begin(), clobbers.end(), Clobbers, in initialize()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AMDGPU/ |
| D | break-smem-soft-clauses.mir | 78 # 32-bit load partially clobbers its own ptr reg
90 # 32-bit load partially clobbers its own ptr reg
102 # 64-bit load clobbers its own ptr reg
244 # The load clobbers the pointer of the store, so it needs to break.
259 # The load clobbers the data of the store, so it needs to break.
|
| D | spill-to-smem-m0.ll | 3 ; Spill to SMEM clobbers M0. Check that the implicit-def dead operand is present
|
| D | wqm.mir | 4 # Check for awareness that s_or_saveexec_b64 clobbers SCC
|
| /external/llvm/test/CodeGen/PowerPC/ |
| D | crsave.ll | 67 tail call void asm sideeffect "# clobbers", "~{cr2}"()
77 tail call void asm sideeffect "# clobbers", "~{cr2},~{cr3},~{cr4}"()
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/PowerPC/ |
| D | crsave.ll | 69 tail call void asm sideeffect "# clobbers", "~{cr2}"()
79 tail call void asm sideeffect "# clobbers", "~{cr2},~{cr3},~{cr4}"()
|
| /external/clang/test/PCH/ |
| D | asm.c | 13 void call_clobbers(void) { clobbers(); } in call_clobbers()
|
| D | asm.h | 10 void clobbers() { in clobbers() function
|
| /external/llvm/test/CodeGen/SystemZ/ |
| D | asm-17.ll | 63 ; Test clobbers of GPRs and CC.
74 ; Test clobbers of FPRs and CC.
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/SystemZ/ |
| D | asm-17.ll | 63 ; Test clobbers of GPRs and CC.
74 ; Test clobbers of FPRs and CC.
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/Transforms/Inline/ |
| D | redundant-loads.ll | 35 store i32 %1, i32 * %b ; This store clobbers the first load.
53 call void @ext() ; This call clobbers the first load.
171 call void %f() ; This indirect call clobbers the first load.
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/ |
| D | no-fp-asm-clobbers-crash.ll | 3 ; Be sure that we ignore clobbers of unallocatable registers, rather than
|
| D | loh.mir | 56 BL @extfunc, csr_aarch64_aapcs ; clobbers x9
63 HINT 0, implicit def $x10 ; clobbers x10
70 HINT 0, implicit def $x10 ; clobbers x10
|
| /external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/X86/ |
| D | base-pointer-and-cmpxchg.ll | 8 ; The inline asm clobbers a bunch of registers to make sure
13 ; to clobbers rbx to set the arguments of the instruction and when
|
| D | 2011-06-14-PreschedRegalias.ll | 4 ; mul wants an operand in AL, but call clobbers it.
|
| D | inline-asm-sp-clobber-memcpy.ll | 8 ; Don't clobber %esi if we have inline asm that clobbers %esp.
|
| D | 2012-01-16-mfence-nosse-flags.ll | 14 ; clobbers EFLAGS.
|
| D | 2010-09-01-RemoveCopyByCommutingDef.ll | 13 ; The imull clobbers a 32-bit register.
|
| /external/llvm/test/CodeGen/X86/ |
| D | base-pointer-and-cmpxchg.ll | 8 ; The inline asm clobbers a bunch of registers to make sure
13 ; to clobbers rbx to set the arguments of the instruction and when
|
| D | 2011-06-14-PreschedRegalias.ll | 4 ; mul wants an operand in AL, but call clobbers it.
|
| D | inline-asm-sp-clobber-memcpy.ll | 8 ; Don't clobber %esi if we have inline asm that clobbers %esp.
|
| D | 2012-01-16-mfence-nosse-flags.ll | 14 ; clobbers EFLAGS.
|
| D | 2010-09-01-RemoveCopyByCommutingDef.ll | 13 ; The imull clobbers a 32-bit register.
|
| /external/swiftshader/third_party/LLVM/test/CodeGen/X86/ |
| D | 2011-06-14-PreschedRegalias.ll | 4 ; mul wants an operand in AL, but call clobbers it.
|
| D | 2010-09-01-RemoveCopyByCommutingDef.ll | 13 ; The imull clobbers a 32-bit register.
|