Home
last modified time | relevance | path

Searched refs:clrbits_8 (Results 1 – 25 of 33) sorted by relevance

12

/external/u-boot/arch/m68k/cpu/mcf5445x/
Dcpu_init.c249 clrbits_8(&gpio->par_uart0, in uart_port_conf()
257 clrbits_8(&gpio->par_uart1, in uart_port_conf()
265 clrbits_8(&gpio->par_uart2, in uart_port_conf()
273 clrbits_8(&gpio->par_dspi0, in uart_port_conf()
281 clrbits_8(&gpio->par_uart0, in uart_port_conf()
289 clrbits_8(&gpio->par_uart1, in uart_port_conf()
297 clrbits_8(&gpio->par_uart2, in uart_port_conf()
305 clrbits_8(&gpio->par_ssi0h, ~GPIO_PAR_SSI0H_RXD_MASK); in uart_port_conf()
306 clrbits_8(&gpio->par_ssi0l, ~GPIO_PAR_SSI0L_BCLK_MASK); in uart_port_conf()
313 clrbits_8(&gpio->par_cani2c, in uart_port_conf()
[all …]
/external/u-boot/board/freescale/mpc8569mds/
Dbcsr.c18 clrbits_8((u8 *)(CONFIG_SYS_BCSR_BASE + 17), BCSR17_FLASH_nWP); in disable_8569mds_flash_write()
34 clrbits_8((u8 *)(CONFIG_SYS_BCSR_BASE + 7), in enable_8569mds_qe_uec()
36 clrbits_8((u8 *)(CONFIG_SYS_BCSR_BASE + 8), in enable_8569mds_qe_uec()
38 clrbits_8((u8 *)(CONFIG_SYS_BCSR_BASE + 9), in enable_8569mds_qe_uec()
40 clrbits_8((u8 *)(CONFIG_SYS_BCSR_BASE + 10), in enable_8569mds_qe_uec()
48 clrbits_8((u8 *)(CONFIG_SYS_BCSR_BASE + 7), BCSR7_BRD_WRT_PROTECT); in disable_8569mds_brd_eeprom_write_protect()
Dmpc8569mds.c488 clrbits_8(&bcsr[17], BCSR17_nUSBLOWSPD); in fdt_board_fixup_qe_usb()
493 clrbits_8(&bcsr[17], BCSR17_USBVCC); in fdt_board_fixup_qe_usb()
494 clrbits_8(&bcsr[17], BCSR17_USBMODE); in fdt_board_fixup_qe_usb()
502 clrbits_8(&bcsr[17], BCSR17_nUSBEN); in fdt_board_fixup_qe_usb()
/external/u-boot/arch/m68k/cpu/mcf532x/
Dcpu_init.c123 clrbits_8(&gpio->par_uart, in uart_port_conf()
130 clrbits_8(&gpio->par_simp1h, in uart_port_conf()
137 clrbits_8(&gpio->par_ssih, in uart_port_conf()
151 clrbits_8(&gpio->par_dspih, in uart_port_conf()
158 clrbits_8(&gpio->par_feci2c, in uart_port_conf()
189 clrbits_8(&gpio->par_fec, in fecpin_setclear()
191 clrbits_8(&gpio->par_feci2c, ~GPIO_PAR_FECI2C_RMII0_UNMASK); in fecpin_setclear()
193 clrbits_8(&gpio->par_fec, in fecpin_setclear()
195 clrbits_8(&gpio->par_feci2c, ~GPIO_PAR_FECI2C_RMII1_UNMASK); in fecpin_setclear()
314 clrbits_8(&gpio->par_timer, 0xf0); in uart_port_conf()
[all …]
/external/u-boot/board/freescale/p1010rdb/
Dp1010rdb.c180 clrbits_8(&tmp, 0x04); in config_board_mux()
183 clrbits_8(&tmp, 0x04); in config_board_mux()
193 clrbits_8(&tmp, 0x04); in config_board_mux()
201 clrbits_8(&tmp, 0x80); in config_board_mux()
204 clrbits_8(&tmp, 0x80); in config_board_mux()
212 clrbits_8(&tmp, 0x82); in config_board_mux()
217 clrbits_8(&tmp, 0x02); in config_board_mux()
220 clrbits_8(&tmp, 0x02); in config_board_mux()
225 clrbits_8(&tmp, 0x08); in config_board_mux()
228 clrbits_8(&tmp, 0x08); in config_board_mux()
[all …]
/external/u-boot/board/freescale/common/
Dpixis.c223 clrbits_8(pixis_base + PIXIS_VBOOT, CONFIG_SYS_PIXIS_VBOOT_MASK); in clear_altbank()
243 clrbits_8(pixis_base + PIXIS_VCTL, 9); in set_px_go()
258 clrbits_8(pixis_base + PIXIS_VCTL, 1); in set_px_go_with_watchdog()
273 clrbits_8(pixis_base + PIXIS_VCTL, 9); in pixis_disable_watchdog_cmd()
330 clrbits_8(pixis_base + PIXIS_VCFGEN1, switch_mask); in pixis_set_sgmii()
336 clrbits_8(pixis_base + PIXIS_VSPEED2, mask); in pixis_set_sgmii()
/external/u-boot/arch/m68k/cpu/mcf5227x/
Dcpu_init.c133 clrbits_8(&gpio->par_dspi, in uart_port_conf()
164 clrbits_8(&gpio->par_dspi, GPIO_PAR_DSPI_PCS0_UNMASK); in cfspi_claim_bus()
168 clrbits_8(&gpio->par_timer, ~GPIO_PAR_TIMER_T2IN_UNMASK); in cfspi_claim_bus()
186 clrbits_8(&gpio->par_dspi, GPIO_PAR_DSPI_PCS0_PCS0); in cfspi_release_bus()
189 clrbits_8(&gpio->par_timer, ~GPIO_PAR_TIMER_T2IN_UNMASK); in cfspi_release_bus()
/external/u-boot/arch/m68k/cpu/mcf52x2/
Dcpu_init.c138 clrbits_8(&gpio->par_timer, in uart_port_conf()
144 clrbits_8(&gpio->par_feci2c, in uart_port_conf()
150 clrbits_8(&gpio->par_feci2c, in uart_port_conf()
170 clrbits_8(&gpio->par_fec, in fecpin_setclear()
172 clrbits_8(&gpio->par_feci2c, ~GPIO_PAR_FECI2C_RMII_UNMASK); in fecpin_setclear()
528 clrbits_8(&gpio->par_fec0hl, 0xc0); in fecpin_setclear()
531 clrbits_8(&gpio->par_fec1hl, 0xc0); in fecpin_setclear()
/external/u-boot/drivers/spi/
Dsh_qspi.c113 clrbits_8(&ss->regs->spbfcr, SPBFCR_TXRST|SPBFCR_RXRST); in sh_qspi_init()
141 clrbits_8(&ss->regs->spbfcr, SPBFCR_TXRST|SPBFCR_RXRST); in spi_cs_activate()
155 clrbits_8(&ss->regs->spcr, SPCR_SPE); in spi_cs_deactivate()
/external/u-boot/drivers/i2c/
Drcar_iic.c89 clrbits_8(priv->base + RCAR_IIC_ICCR, RCAR_IIC_ICCR_ICE); in rcar_iic_set_addr()
100 clrbits_8(priv->base + RCAR_IIC_ICSR, RCAR_IC_TACK); in rcar_iic_set_addr()
110 clrbits_8(priv->base + RCAR_IIC_ICCR, RCAR_IIC_ICCR_ICE); in rcar_iic_finish()
Dsh_i2c.c109 clrbits_8(&dev->iccr, SH_I2C_ICCR_ICE); in sh_i2c_set_addr()
125 clrbits_8(&dev->icsr, SH_IC_TACK); in sh_i2c_set_addr()
142 clrbits_8(&dev->iccr, SH_I2C_ICCR_ICE); in sh_i2c_finish()
/external/u-boot/arch/m68k/cpu/mcf523x/
Dcpu_init.c149 clrbits_8(&gpio->par_feci2c, in uart_port_conf()
168 clrbits_8(&gpio->par_feci2c, in fecpin_setclear()
/external/u-boot/board/freescale/m5329evb/
Dnand.c58 clrbits_8(&gpio->par_timer, GPIO_PAR_TIN3_TIN3); in board_nand_init()
/external/u-boot/board/freescale/m5373evb/
Dnand.c62 clrbits_8(&gpio->par_timer, GPIO_PAR_TIN3_TIN3); in board_nand_init()
/external/u-boot/arch/sandbox/include/asm/
Dio.h108 #define clrbits_8(addr, clear) clrbits(8, addr, clear) macro
164 #define clrbits_8(addr, clear) clrbits(8, addr, clear) macro
/external/u-boot/board/freescale/t1040qds/
Dddr.c112 clrbits_8(qixis_base + 0x21, 0x2); in board_mem_sleep_setup()
/external/u-boot/board/freescale/t104xrdb/
Dddr.c115 clrbits_8(cpld_base + 0x17, 0x40); in board_mem_sleep_setup()
/external/u-boot/arch/m68k/cpu/mcf547x_8x/
Dcpu_init.c122 clrbits_8(pscsicr, 0x07); in uart_port_conf()
/external/u-boot/board/freescale/t102xqds/
Dddr.c164 clrbits_8(qixis_base + 0x21, 0x2); in board_mem_sleep_setup()
/external/u-boot/board/gdsys/common/
Ddp501.c38 clrbits_8(&val, mask); in dp501_clrbits()
/external/u-boot/board/freescale/ls1021aqds/
Dddr.c162 clrbits_8(qixis_base + 0x21, 0x2); in board_mem_sleep_setup()
/external/u-boot/board/freescale/t102xrdb/
Dddr.c224 clrbits_8(cpld_base + 0x17, 0x40); in board_mem_sleep_setup()
/external/u-boot/board/freescale/p1022ds/
Ddiu.c230 clrbits_8(lbc_lcs1_ba, PX_CTL_ALTACC); in set_mux_to_lbc()
/external/u-boot/arch/nios2/include/asm/
Dio.h164 #define clrbits_8(addr, clear) clrbits(8, addr, clear) macro
/external/u-boot/arch/arc/include/asm/
Dio.h276 #define clrbits_8(addr, clear) clrbits(8, addr, clear) macro

12