Searched refs:cmpOp (Results 1 – 5 of 5) sorted by relevance
/external/llvm/lib/Target/Hexagon/ |
D | HexagonInstrInfoV5.td | 287 multiclass T_fcmp_pats<PatFrag cmpOp, InstHexagon IntMI, InstHexagon DoubleMI> { 289 def: Pat<(i1 (cmpOp F32:$src1, F32:$src2)), 292 def: Pat<(i1 (cmpOp F64:$src1, F64:$src2)), 304 multiclass unord_Pats <PatFrag cmpOp, InstHexagon IntMI, InstHexagon DoubleMI> { 306 def: Pat<(i1 (cmpOp F32:$src1, F32:$src2)), 311 def: Pat<(i1 (cmpOp F64:$src1, F64:$src2)), 328 multiclass eq_ordgePats <PatFrag cmpOp, InstHexagon IntMI, 331 def: Pat<(i1 (seteq (i1 (cmpOp F32:$src1, F32:$src2)), 0)), 333 def: Pat<(i1 (seteq (i1 (cmpOp F32:$src1, F32:$src2)), 1)), 335 def: Pat<(i1 (setne (i1 (cmpOp F32:$src1, F32:$src2)), 0)), [all …]
|
D | HexagonInstrInfoV4.td | 2569 class T_vcmpImm <string Str, bits<2> cmpOp, bits<2> minOp, Operand ImmOprnd> 2579 let ImmBits{7} = !if (!eq(cmpOp,0b10), 0b0, Imm{7}); // 0 for vcmp[bhw].gtu 2584 let Inst{22-21} = cmpOp;
|
/external/swiftshader/src/OpenGL/compiler/ |
D | OutputASM.h | 276 …void emitCmp(sw::Shader::Control cmpOp, TIntermTyped *dst, TIntermNode *left, TIntermNode *right, …
|
D | OutputASM.cpp | 2182 …void OutputASM::emitCmp(sw::Shader::Control cmpOp, TIntermTyped *dst, TIntermNode *left, TIntermNo… in emitCmp() argument 2200 cmp->control = cmpOp; in emitCmp()
|
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/ |
D | SOPInstructions.td | 571 class SOPKInstTable <bit is_sopk, string cmpOp = ""> { 573 string BaseCmpOp = cmpOp;
|