Home
last modified time | relevance | path

Searched refs:covers (Results 1 – 25 of 311) sorted by relevance

12345678910>>...13

/external/pdfium/third_party/agg23/
Dagg_scanline_u.h38 cover_type* covers; member
79 m_cur_span->covers = m_covers + x; in add_cell()
83 void add_cells(int x, unsigned len, const CoverT* covers) in add_cells() argument
86 memcpy(m_covers + x, covers, len * sizeof(CoverT)); in add_cells()
93 m_cur_span->covers = m_covers + x; in add_cells()
107 m_cur_span->covers = m_covers + x; in add_span()
Dagg_renderer_scanline.h56 const typename Scanline::cover_type* covers = span->covers; in render() local
64 covers += xmin - x; in render()
76 solid ? 0 : covers, in render()
77 *covers); in render()
Dagg_pixfmt_gray.h155 const int8u* covers) in blend_solid_hspan() argument
160 calc_type alpha = (calc_type(c.a) * (calc_type(*covers) + 1)) >> 8; in blend_solid_hspan()
164 Blender::blend_pix(p, c.v, alpha, *covers); in blend_solid_hspan()
167 ++covers; in blend_solid_hspan()
Dagg_renderer_base.h134 const cover_type* covers) in blend_solid_hspan() argument
147 covers += xmin() - x; in blend_solid_hspan()
156 m_ren->blend_solid_hspan(x, y, len, c, covers); in blend_solid_hspan()
/external/llvm/lib/Target/Hexagon/
DHexagonRDF.cpp19 bool HexagonRegisterAliasInfo::covers(RegisterRef RA, RegisterRef RB) const { in covers() function in HexagonRegisterAliasInfo
34 return RegisterAliasInfo::covers(RA, RB); in covers()
37 bool HexagonRegisterAliasInfo::covers(const RegisterSet &RRs, RegisterRef RR) in covers() function in HexagonRegisterAliasInfo
59 return RegisterAliasInfo::covers(RRs, RR); in covers()
DHexagonRDF.h21 bool covers(RegisterRef RA, RegisterRef RR) const override;
22 bool covers(const RegisterSet &RRs, RegisterRef RR) const override;
DRDFLiveness.cpp112 if (RAI.covers(RR, RefRR)) { in getAllReachingDefs()
200 if (!FullChain && RAI.covers(RRs, RefRR)) in getAllReachingDefs()
215 if (FullChain || IsPhi || !RAI.covers(RRs, QR)) in getAllReachingDefs()
287 if (RAI.covers(DefRRs, RefRR)) in getAllReachedUses()
295 if (RAI.alias(RefRR, UR) && !RAI.covers(DefRRs, UR)) in getAllReachedUses()
307 if (RAI.covers(DefRRs, DR) || !RAI.alias(RefRR, DR)) in getAllReachedUses()
489 if (!RAI.covers(MidDefs, T.first)) in computePhiInfo()
852 bool Covering = RAI.covers(DDR, I.first); in traverse()
857 Covering = RAI.covers(DA.Addr->getRegRef(), Q); in traverse()
879 if (RAI.covers(RRs, DRR)) in traverse()
/external/llvm/lib/CodeGen/GlobalISel/
DRegisterBank.cpp31 if (!covers(RC)) in verify()
49 assert(covers(SubRC) && "Not all subclasses are covered"); in verify()
55 bool RegisterBank::covers(const TargetRegisterClass &RC) const { in covers() function in RegisterBank
99 if (!covers(RC)) in print()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/GlobalISel/
DRegisterBank.cpp36 if (!covers(RC)) in verify()
54 assert(covers(SubRC) && "Not all subclasses are covered"); in verify()
60 bool RegisterBank::covers(const TargetRegisterClass &RC) const { in covers() function in RegisterBank
106 if (!covers(RC)) in print()
/external/llvm/lib/Target/AArch64/
DAArch64RegisterBankInfo.cpp37 assert(RBGPR.covers(*TRI.getRegClass(AArch64::GPR32RegClassID)) && in AArch64RegisterBankInfo()
48 assert(RBFPR.covers(*TRI.getRegClass(AArch64::QQRegClassID)) && in AArch64RegisterBankInfo()
50 assert(RBFPR.covers(*TRI.getRegClass(AArch64::FPR64RegClassID)) && in AArch64RegisterBankInfo()
60 assert(RBCCR.covers(*TRI.getRegClass(AArch64::CCRRegClassID)) && in AArch64RegisterBankInfo()
/external/llvm/lib/Target/Sparc/
DSparc.td107 // AT697E: Provides full coverage of AT697E - covers all the erratum fixes for
114 // AT697F: Provides full coverage of AT697F - covers all the erratum fixes for
123 // - covers all the erratum fixes for LEON3, but does not support the CASA
131 // - covers all the erratum fixed for LEON3 and support for the CASA
140 // GR740: Provides full coverage of GR740 - covers all the erratum fixes for
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/ARM/
DARMRegisterBankInfo.cpp150 assert(RBGPR.covers(*TRI.getRegClass(ARM::GPRRegClassID)) && in ARMRegisterBankInfo()
152 assert(RBGPR.covers(*TRI.getRegClass(ARM::GPRwithAPSRRegClassID)) && in ARMRegisterBankInfo()
154 assert(RBGPR.covers(*TRI.getRegClass(ARM::GPRnopcRegClassID)) && in ARMRegisterBankInfo()
156 assert(RBGPR.covers(*TRI.getRegClass(ARM::rGPRRegClassID)) && in ARMRegisterBankInfo()
158 assert(RBGPR.covers(*TRI.getRegClass(ARM::tGPRRegClassID)) && in ARMRegisterBankInfo()
160 assert(RBGPR.covers(*TRI.getRegClass(ARM::tcGPRRegClassID)) && in ARMRegisterBankInfo()
162 assert(RBGPR.covers(*TRI.getRegClass(ARM::tGPR_and_tcGPRRegClassID)) && in ARMRegisterBankInfo()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/Mips/
DMSA.txt18 It is not possible to emit bclri.b since andi.b covers exactly the
24 constant since shf.w covers exactly the same cases. shf.w is used
36 It is not possible to emit ilvl.d, or pckev.d since ilvev.d covers the
40 It is not possible to emit ilvr.d, or pckod.d since ilvod.d covers the
48 It is not possible to emit splati.w since shf.w covers the same cases.
/external/llvm/lib/Target/Mips/
DMSA.txt18 It is not possible to emit bclri.b since andi.b covers exactly the
24 constant since shf.w covers exactly the same cases. shf.w is used
36 It is not possible to emit ilvl.d, or pckev.d since ilvev.d covers the
40 It is not possible to emit ilvr.d, or pckod.d since ilvod.d covers the
48 It is not possible to emit splati.w since shf.w covers the same cases.
/external/python/cpython3/Doc/extending/
Dindex.rst28 This guide only covers the basic tools for creating extensions provided
38 The Python Packaging User Guide not only covers several available
47 This section of the guide covers creating C and C++ extensions without
67 the CPython runtime inside a larger application. This section covers
/external/tensorflow/tensorflow/core/api_def/base_api/
Dapi_def_SaveSlices.pbtxt33 larger tensor and the slice that this tensor covers. `shapes_and_slices` must
47 * The string `-` meaning that the slice covers all indices of this dimension
49 case the slice covers `length` indices starting at `start`.
Dapi_def_RequantizationRange.pbtxt34 "Computes a range that covers the actual values present in a quantized tensor."
37 range that covers the actual values present in that tensor. This op is typically
/external/harfbuzz_ng/src/
Dhb-ot-layout-gdef-table.hh288 bool covers (unsigned int set_index, hb_codepoint_t glyph_id) const in covers() function
308 bool covers (unsigned int set_index, hb_codepoint_t glyph_id) const in covers() function
311 case 1: return u.format1.covers (set_index, glyph_id); in covers()
385 …{ return version.to_int () >= 0x00010002u && (this+markGlyphSetsDef).covers (set_index, glyph_id);… in mark_set_covers()
/external/deqp/external/openglcts/docs/specs/
DCTS_ARB_post_depth_coverage.txt75 Draw a figure which partially covers the pixels samples but does not
82 Draw a figure which fully covers the pixel area but is placed behind the
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64RegisterBankInfo.cpp68 assert(RBGPR.covers(*TRI.getRegClass(AArch64::GPR32RegClassID)) && in AArch64RegisterBankInfo()
74 assert(RBFPR.covers(*TRI.getRegClass(AArch64::QQRegClassID)) && in AArch64RegisterBankInfo()
76 assert(RBFPR.covers(*TRI.getRegClass(AArch64::FPR64RegClassID)) && in AArch64RegisterBankInfo()
81 assert(RBCCR.covers(*TRI.getRegClass(AArch64::CCRRegClassID)) && in AArch64RegisterBankInfo()
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/MIR/
DREADME3 covers all features available in machine IR.
/external/autotest/server/site_tests/hardware_TPMFirmwareServer/
Dcontrol13 This test covers the required TPM functionality in the firmware (mostly
/external/llvm/include/llvm/CodeGen/GlobalISel/
DRegisterBank.h74 bool covers(const TargetRegisterClass &RC) const;
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/GlobalISel/
DRegisterBank.h72 bool covers(const TargetRegisterClass &RC) const;
/external/swiftshader/third_party/llvm-7.0/llvm/docs/
DCompilerWriterInfo.rst19 …a.h/index.html>`_ (authentication required, free sign-up). This document covers both AArch64 and A…
21 …c.ddi0403e.b/index.html>`_ (authentication required, free sign-up). This covers the Thumb2-only mi…
23 …doc.ddi0419c/index.html>`_ (authentication required, free sign-up). This covers the Thumb1-only mi…

12345678910>>...13