Home
last modified time | relevance | path

Searched refs:ctrl_ddrio_1 (Results 1 – 3 of 3) sorted by relevance

/external/u-boot/arch/arm/mach-omap2/omap5/
Dhw_data.c664 .ctrl_ddrio_1 = DDR_IO_1_DQ_OUT_EN_ALL_DQ_INT_EN_ALL,
673 .ctrl_ddrio_1 = DDR_IO_1_VREF_CELLS_DDR3_VALUE,
684 .ctrl_ddrio_1 = DDR_IO_1_VREF_CELLS_DDR3_VALUE_ES2,
695 .ctrl_ddrio_1 = 0x04A52000,
707 .ctrl_ddrio_1 = 0x04A52000,
719 .ctrl_ddrio_1 = 0x00000000,
Dhwinit.c66 writel(ioregs->ctrl_ddrio_1, (*ctrl)->control_ddrio_1); in io_settings_lpddr2()
86 writel(ioregs->ctrl_ddrio_1, (*ctrl)->control_ddrio_1); in io_settings_ddr3()
/external/u-boot/arch/arm/include/asm/arch-omap5/
Domap.h249 u32 ctrl_ddrio_1; member