Home
last modified time | relevance | path

Searched refs:ddr_out32 (Results 1 – 5 of 5) sorted by relevance

/external/u-boot/drivers/ddr/fsl/
Dfsl_ddr_gen4.c26 ddr_out32(ptr, value); in set_wait_for_bits_clear()
102 ddr_out32(&ddr->ddr_cdr1, regs->ddr_cdr1); in fsl_ddr_set_memctl_regs()
105 ddr_out32(&ddr->eor, regs->ddr_eor); in fsl_ddr_set_memctl_regs()
107 ddr_out32(&ddr->sdram_clk_cntl, regs->ddr_sdram_clk_cntl); in fsl_ddr_set_memctl_regs()
112 ddr_out32(&ddr->cs0_bnds, in fsl_ddr_set_memctl_regs()
114 ddr_out32(&ddr->cs0_config, in fsl_ddr_set_memctl_regs()
118 ddr_out32(&ddr->cs0_bnds, regs->cs[i].bnds); in fsl_ddr_set_memctl_regs()
119 ddr_out32(&ddr->cs0_config, regs->cs[i].config); in fsl_ddr_set_memctl_regs()
121 ddr_out32(&ddr->cs0_config_2, regs->cs[i].config_2); in fsl_ddr_set_memctl_regs()
125 ddr_out32(&ddr->cs1_bnds, in fsl_ddr_set_memctl_regs()
[all …]
Darm_ddr_gen3.c67 ddr_out32(&ddr->eor, regs->ddr_eor); in fsl_ddr_set_memctl_regs()
70 ddr_out32(&ddr->cs0_bnds, regs->cs[i].bnds); in fsl_ddr_set_memctl_regs()
71 ddr_out32(&ddr->cs0_config, regs->cs[i].config); in fsl_ddr_set_memctl_regs()
72 ddr_out32(&ddr->cs0_config_2, regs->cs[i].config_2); in fsl_ddr_set_memctl_regs()
75 ddr_out32(&ddr->cs1_bnds, regs->cs[i].bnds); in fsl_ddr_set_memctl_regs()
76 ddr_out32(&ddr->cs1_config, regs->cs[i].config); in fsl_ddr_set_memctl_regs()
77 ddr_out32(&ddr->cs1_config_2, regs->cs[i].config_2); in fsl_ddr_set_memctl_regs()
80 ddr_out32(&ddr->cs2_bnds, regs->cs[i].bnds); in fsl_ddr_set_memctl_regs()
81 ddr_out32(&ddr->cs2_config, regs->cs[i].config); in fsl_ddr_set_memctl_regs()
82 ddr_out32(&ddr->cs2_config_2, regs->cs[i].config_2); in fsl_ddr_set_memctl_regs()
[all …]
Dutil.c386 ddr_out32(ddrc_debug2_p[i], ddrc_debug2[i]); in fsl_ddr_sync_memctl_refresh()
/external/u-boot/include/
Dfsl_ddr.h22 #define ddr_out32(a, v) out_le32(a, v) macro
28 #define ddr_out32(a, v) out_be32(a, v) macro
/external/u-boot/arch/arm/cpu/armv8/fsl-layerscape/
Dsoc.c470 ddr_out32(&ddr->eor, DDR_EOR_RD_REOD_DIS | DDR_EOR_WD_REOD_DIS); in erratum_a008850_early()
493 ddr_out32(&ddr->eor, tmp); in erratum_a008850_post()
585 ddr_out32(&ddr->ddr_cdr1, tmp); in ddr_enable_0v9_volt()