Home
last modified time | relevance | path

Searched refs:def_instr_iterator (Results 1 – 12 of 12) sorted by relevance

/external/llvm/lib/Target/AArch64/
DAArch64AdvSIMDScalarPass.cpp217 MachineRegisterInfo::def_instr_iterator Def = in isProfitableToTransform()
230 MachineRegisterInfo::def_instr_iterator Def = in isProfitableToTransform()
310 MachineRegisterInfo::def_instr_iterator Def = in transformInstruction()
329 MachineRegisterInfo::def_instr_iterator Def = in transformInstruction()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AArch64/
DAArch64AdvSIMDScalarPass.cpp210 MachineRegisterInfo::def_instr_iterator Def = in isProfitableToTransform()
223 MachineRegisterInfo::def_instr_iterator Def = in isProfitableToTransform()
303 MachineRegisterInfo::def_instr_iterator Def = in transformInstruction()
322 MachineRegisterInfo::def_instr_iterator Def = in transformInstruction()
/external/llvm/include/llvm/CodeGen/
DMachineRegisterInfo.h362 def_instr_iterator; typedef
363 def_instr_iterator def_instr_begin(unsigned RegNo) const { in def_instr_begin()
364 return def_instr_iterator(getRegUseDefListHead(RegNo)); in def_instr_begin()
366 static def_instr_iterator def_instr_end() { in def_instr_end()
367 return def_instr_iterator(nullptr); in def_instr_end()
370 inline iterator_range<def_instr_iterator>
/external/swiftshader/third_party/llvm-7.0/llvm/include/llvm/CodeGen/
DMachineRegisterInfo.h396 using def_instr_iterator = variable
398 def_instr_iterator def_instr_begin(unsigned RegNo) const { in def_instr_begin()
399 return def_instr_iterator(getRegUseDefListHead(RegNo)); in def_instr_begin()
401 static def_instr_iterator def_instr_end() { in def_instr_end()
402 return def_instr_iterator(nullptr); in def_instr_end()
405 inline iterator_range<def_instr_iterator>
/external/llvm/lib/Target/AMDGPU/
DR600OptimizeVectorRegisters.cpp52 for (MachineRegisterInfo::def_instr_iterator It = MRI.def_instr_begin(Reg), in isImplicitlyDef()
338 for (MachineRegisterInfo::def_instr_iterator in runOnMachineFunction()
DSIMachineScheduler.cpp292 for (MachineRegisterInfo::def_instr_iterator in isDefBetween()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DR600OptimizeVectorRegisters.cpp62 for (MachineRegisterInfo::def_instr_iterator It = MRI.def_instr_begin(Reg), in isImplicitlyDef()
360 for (MachineRegisterInfo::def_instr_iterator in runOnMachineFunction()
DSIMachineScheduler.cpp313 for (MachineRegisterInfo::def_instr_iterator in isDefBetween()
/external/llvm/lib/CodeGen/
DMachineRegisterInfo.cpp337 def_instr_iterator I = def_instr_begin(Reg); in getVRegDef()
348 def_instr_iterator I = def_instr_begin(Reg); in getUniqueVRegDef()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/CodeGen/
DMachineRegisterInfo.cpp404 def_instr_iterator I = def_instr_begin(Reg); in getVRegDef()
415 def_instr_iterator I = def_instr_begin(Reg); in getUniqueVRegDef()
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/X86/
DX86InstrInfo.cpp456 for (MachineRegisterInfo::def_instr_iterator I = MRI.def_instr_begin(BaseReg), in regIsPICBase()
/external/llvm/lib/Target/X86/
DX86InstrInfo.cpp2300 for (MachineRegisterInfo::def_instr_iterator I = MRI.def_instr_begin(BaseReg), in regIsPICBase()