Searched refs:dram_timing3 (Results 1 – 3 of 3) sorted by relevance
28 u32 dram_timing3; member87 u32 dram_timing3; member
340 writel(cfg->dram_timing3, &sdr_ctrl->dram_timing3); in sdr_load_regs()
57 .dram_timing3 =