/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/ |
D | set-mips-directives.s | 31 drotr32 $1,$14,15 34 drotr32 $1,$14,15 37 drotr32 $1,$14,15 67 # CHECK: drotr32 $1, $14, 15 70 # CHECK: drotr32 $1, $14, 15 73 # CHECK: drotr32 $1, $14, 15
|
D | rotations64.s | 108 # CHECK-64R: drotr32 $4, $4, 31 # encoding: [0x00,0x24,0x27,0xfe] 116 # CHECK-64R: drotr32 $4, $5, 31 # encoding: [0x00,0x25,0x27,0xfe] 121 # CHECK-64R: drotr32 $4, $5, 1 # encoding: [0x00,0x25,0x20,0x7e] 126 # CHECK-64R: drotr32 $4, $5, 0 # encoding: [0x00,0x25,0x20,0x3e] 144 # CHECK-64R: drotr32 $4, $5, 31 # encoding: [0x00,0x25,0x27,0xfe] 149 # CHECK-64R: drotr32 $4, $5, 1 # encoding: [0x00,0x25,0x20,0x7e] 154 # CHECK-64R: drotr32 $4, $5, 0 # encoding: [0x00,0x25,0x20,0x3e] 200 # CHECK-64R: drotr32 $4, $5, 0 # encoding: [0x00,0x25,0x20,0x3e] 205 # CHECK-64R: drotr32 $4, $5, 1 # encoding: [0x00,0x25,0x20,0x7e] 210 # CHECK-64R: drotr32 $4, $5, 31 # encoding: [0x00,0x25,0x27,0xfe] [all …]
|
D | set-arch.s | 30 drotr32 $1, $14, 15 33 drotr32 $1, $14, 15 36 drotr32 $1, $14, 15 63 # CHECK: drotr32 $1, $14, 15
|
D | mips64-alu-instructions.s | 77 # CHECK: drotr32 $9, $6, 20 # encoding: [0x3e,0x4d,0x26,0x00] 102 drotr32 $9, $6, 20
|
D | set-mips-directives-bad.s | 33 drotr32 $1,$14,15 # CHECK: error: instruction requires a CPU feature not currently enabled
|
/external/llvm/test/MC/Mips/ |
D | set-mips-directives.s | 31 drotr32 $1,$14,15 34 drotr32 $1,$14,15 37 drotr32 $1,$14,15 67 # CHECK: drotr32 $1, $14, 15 70 # CHECK: drotr32 $1, $14, 15 73 # CHECK: drotr32 $1, $14, 15
|
D | rotations64.s | 108 # CHECK-64R: drotr32 $4, $4, 31 # encoding: [0x00,0x24,0x27,0xfe] 116 # CHECK-64R: drotr32 $4, $5, 31 # encoding: [0x00,0x25,0x27,0xfe] 121 # CHECK-64R: drotr32 $4, $5, 1 # encoding: [0x00,0x25,0x20,0x7e] 126 # CHECK-64R: drotr32 $4, $5, 0 # encoding: [0x00,0x25,0x20,0x3e] 144 # CHECK-64R: drotr32 $4, $5, 31 # encoding: [0x00,0x25,0x27,0xfe] 149 # CHECK-64R: drotr32 $4, $5, 1 # encoding: [0x00,0x25,0x20,0x7e] 154 # CHECK-64R: drotr32 $4, $5, 0 # encoding: [0x00,0x25,0x20,0x3e] 200 # CHECK-64R: drotr32 $4, $5, 0 # encoding: [0x00,0x25,0x20,0x3e] 205 # CHECK-64R: drotr32 $4, $5, 1 # encoding: [0x00,0x25,0x20,0x7e] 210 # CHECK-64R: drotr32 $4, $5, 31 # encoding: [0x00,0x25,0x27,0xfe] [all …]
|
D | set-arch.s | 30 drotr32 $1, $14, 15 33 drotr32 $1, $14, 15 36 drotr32 $1, $14, 15 63 # CHECK: drotr32 $1, $14, 15
|
D | mips64-alu-instructions.s | 77 # CHECK: drotr32 $9, $6, 20 # encoding: [0x3e,0x4d,0x26,0x00] 102 drotr32 $9, $6, 20
|
D | set-mips-directives-bad.s | 33 drotr32 $1,$14,15 # CHECK: error: instruction requires a CPU feature not currently enabled
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips64/ |
D | invalid-mips64r2.s | 17 …drotr32 $1,15 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe… 18 …drotr32 $1,$14,15 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
/external/llvm/test/MC/Mips/mips64/ |
D | invalid-mips64r2.s | 17 …drotr32 $1,15 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe… 18 …drotr32 $1,$14,15 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
/external/capstone/suite/MC/Mips/ |
D | mips64-alu-instructions.s.cs | 39 0x3e,0x4d,0x26,0x00 = drotr32 $9, $6, 52
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips5/ |
D | invalid-mips64r2.s | 16 …drotr32 $1,15 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe… 17 …drotr32 $1,$14,15 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
/external/llvm/test/MC/Mips/mips5/ |
D | invalid-mips64r2.s | 16 …drotr32 $1,15 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe… 17 …drotr32 $1,$14,15 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
/external/llvm/test/MC/Mips/mips64r2/ |
D | valid.s | 98 …drotr32 $1,15 # CHECK: drotr32 $1, $1, 15 # encoding: [0x00,0x21,0x0b,0x… 99 …drotr32 $1,$14,15 # CHECK: drotr32 $1, $14, 15 # encoding: [0x00,0x2e,0x0b,0x…
|
/external/llvm/test/MC/Mips/mips64r3/ |
D | valid.s | 98 …drotr32 $1,15 # CHECK: drotr32 $1, $1, 15 # encoding: [0x00,0x21,0x0b,0x… 99 …drotr32 $1,$14,15 # CHECK: drotr32 $1, $14, 15 # encoding: [0x00,0x2e,0x0b,0x…
|
/external/llvm/test/MC/Mips/mips64r5/ |
D | valid.s | 98 …drotr32 $1,15 # CHECK: drotr32 $1, $1, 15 # encoding: [0x00,0x21,0x0b,0x… 99 …drotr32 $1,$14,15 # CHECK: drotr32 $1, $14, 15 # encoding: [0x00,0x2e,0x0b,0x…
|
/external/swiftshader/third_party/LLVM/test/CodeGen/Mips/ |
D | mips64shift.ll | 97 ; CHECK: drotr32 ${{[0-9]+}}, ${{[0-9]+}}, 22
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips64r3/ |
D | valid.s | 138 …drotr32 $1,15 # CHECK: drotr32 $1, $1, 15 # encoding: [0x00,0x21,0x0b,0x… 139 …drotr32 $1,$14,15 # CHECK: drotr32 $1, $14, 15 # encoding: [0x00,0x2e,0x0b,0x…
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips64r5/ |
D | valid.s | 138 …drotr32 $1,15 # CHECK: drotr32 $1, $1, 15 # encoding: [0x00,0x21,0x0b,0x… 139 …drotr32 $1,$14,15 # CHECK: drotr32 $1, $14, 15 # encoding: [0x00,0x2e,0x0b,0x…
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Mips/mips64r2/ |
D | valid.s | 144 …drotr32 $1,15 # CHECK: drotr32 $1, $1, 15 # encoding: [0x00,0x21,0x0b,0x… 145 …drotr32 $1,$14,15 # CHECK: drotr32 $1, $14, 15 # encoding: [0x00,0x2e,0x0b,0x…
|
/external/llvm/test/MC/Disassembler/Mips/mips64r5/ |
D | valid-mips64r5-el.txt | 124 0xfe 0x0b 0x21 0x00 # CHECK: drotr32 $1, $1, 15 125 0xfe 0x0b 0x2e 0x00 # CHECK: drotr32 $1, $14, 15
|
/external/llvm/test/MC/Disassembler/Mips/mips64r3/ |
D | valid-mips64r3-el.txt | 124 0xfe 0x0b 0x21 0x00 # CHECK: drotr32 $1, $1, 15 125 0xfe 0x0b 0x2e 0x00 # CHECK: drotr32 $1, $14, 15
|
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/Mips/mips64r3/ |
D | valid-mips64r3-el.txt | 125 0xfe 0x0b 0x21 0x00 # CHECK: drotr32 $1, $1, 15 126 0xfe 0x0b 0x2e 0x00 # CHECK: drotr32 $1, $14, 15
|