Home
last modified time | relevance | path

Searched refs:ds_min_rtn_f32 (Results 1 – 15 of 15) sorted by relevance

/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AMDGPU/
Dlds_atomic_f32.ll33 ; GCN: ds_min_rtn_f32 [[V2:v[0-9]+]], [[V1:v[0-9]+]], [[V0]] offset:32
36 ; GCN: ds_min_rtn_f32 {{v[0-9]+}}, {{v[0-9]+}}, [[V2]]
/external/llvm/test/MC/AMDGPU/
Dds.s233 ds_min_rtn_f32 v8, v2, v4, v6 label
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AMDGPU/
Dds.s270 ds_min_rtn_f32 v8, v2, v4 label
Dgfx7_asm_all.s1047 ds_min_rtn_f32 v5, v1, v2 offset:65535 label
1050 ds_min_rtn_f32 v255, v1, v2 offset:65535 label
1053 ds_min_rtn_f32 v5, v255, v2 offset:65535 label
1056 ds_min_rtn_f32 v5, v1, v255 offset:65535 label
1059 ds_min_rtn_f32 v5, v1, v2 label
1062 ds_min_rtn_f32 v5, v1, v2 offset:0 label
1065 ds_min_rtn_f32 v5, v1, v2 offset:4 label
1068 ds_min_rtn_f32 v5, v1, v2 offset:65535 gds label
Dgfx8_asm_all.s987 ds_min_rtn_f32 v5, v1, v2 offset:65535 label
990 ds_min_rtn_f32 v255, v1, v2 offset:65535 label
993 ds_min_rtn_f32 v5, v255, v2 offset:65535 label
996 ds_min_rtn_f32 v5, v1, v255 offset:65535 label
999 ds_min_rtn_f32 v5, v1, v2 label
1002 ds_min_rtn_f32 v5, v1, v2 offset:0 label
1005 ds_min_rtn_f32 v5, v1, v2 offset:4 label
1008 ds_min_rtn_f32 v5, v1, v2 offset:65535 gds label
Dgfx9_asm_all.s988 ds_min_rtn_f32 v5, v1, v2 offset:65535 label
991 ds_min_rtn_f32 v255, v1, v2 offset:65535 label
994 ds_min_rtn_f32 v5, v255, v2 offset:65535 label
997 ds_min_rtn_f32 v5, v1, v255 offset:65535 label
1000 ds_min_rtn_f32 v5, v1, v2 label
1003 ds_min_rtn_f32 v5, v1, v2 offset:0 label
1006 ds_min_rtn_f32 v5, v1, v2 offset:4 label
1009 ds_min_rtn_f32 v5, v1, v2 offset:65535 gds label
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/AMDGPU/
Dds_vi.txt165 # VI: ds_min_rtn_f32 v8, v2, v4 ; encoding: [0x00,0x00,0x64,0xd8,0x02,0x04,0x00,0x08]
Dgfx8_dasm_all.txt852 # CHECK: ds_min_rtn_f32 v5, v1, v2 offset:65535 ; encoding: [0xff,0xff,0x64,0xd8,0x01,0x02,0x00,…
855 # CHECK: ds_min_rtn_f32 v255, v1, v2 offset:65535 ; encoding: [0xff,0xff,0x64,0xd8,0x01,0x02,0x0…
858 # CHECK: ds_min_rtn_f32 v5, v255, v2 offset:65535 ; encoding: [0xff,0xff,0x64,0xd8,0xff,0x02,0x0…
861 # CHECK: ds_min_rtn_f32 v5, v1, v255 offset:65535 ; encoding: [0xff,0xff,0x64,0xd8,0x01,0xff,0x0…
864 # CHECK: ds_min_rtn_f32 v5, v1, v2 ; encoding: [0x00,0x00,0x64,0xd8,0x01,0x02,0x00,0x05]
867 # CHECK: ds_min_rtn_f32 v5, v1, v2 offset:4 ; encoding: [0x04,0x00,0x64,0xd8,0x01,0x02,0x00,0x05]
870 # CHECK: ds_min_rtn_f32 v5, v1, v2 offset:65535 gds ; encoding: [0xff,0xff,0x65,0xd8,0x01,0x02,0…
Dgfx9_dasm_all.txt852 # CHECK: ds_min_rtn_f32 v5, v1, v2 offset:65535 ; encoding: [0xff,0xff,0x64,0xd8,0x01,0x02,0x00,…
855 # CHECK: ds_min_rtn_f32 v255, v1, v2 offset:65535 ; encoding: [0xff,0xff,0x64,0xd8,0x01,0x02,0x0…
858 # CHECK: ds_min_rtn_f32 v5, v255, v2 offset:65535 ; encoding: [0xff,0xff,0x64,0xd8,0xff,0x02,0x0…
861 # CHECK: ds_min_rtn_f32 v5, v1, v255 offset:65535 ; encoding: [0xff,0xff,0x64,0xd8,0x01,0xff,0x0…
864 # CHECK: ds_min_rtn_f32 v5, v1, v2 ; encoding: [0x00,0x00,0x64,0xd8,0x01,0x02,0x00,0x05]
867 # CHECK: ds_min_rtn_f32 v5, v1, v2 offset:4 ; encoding: [0x04,0x00,0x64,0xd8,0x01,0x02,0x00,0x05]
870 # CHECK: ds_min_rtn_f32 v5, v1, v2 offset:65535 gds ; encoding: [0xff,0xff,0x65,0xd8,0x01,0x02,0…
/external/llvm/test/MC/Disassembler/AMDGPU/
Dds_vi.txt159 # VI: ds_min_rtn_f32 v8, v2, v4, v6 ; encoding: [0x00,0x00,0x64,0xd8,0x02,0x04,0x06,0x08]
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DDSInstructions.td443 defm DS_MIN_RTN_F32 : DS_1A1D_RET_mc<"ds_min_rtn_f32", VGPR_32, "ds_min_f32">;
/external/swiftshader/third_party/llvm-7.0/llvm/docs/
DAMDGPUAsmGFX7.rst84 …ds_min_rtn_f32 dst, src0, src1 :ref:`ds_offset16<amdgpu_synid_ds_of…
DAMDGPUAsmGFX8.rst88 …ds_min_rtn_f32 dst, src0, src1 :ref:`ds_offset16<amdgpu_synid_ds_of…
DAMDGPUAsmGFX9.rst88 …ds_min_rtn_f32 dst, src0, src1 :ref:`ds_offset16<amdgpu_synid_ds_of…
/external/llvm/lib/Target/AMDGPU/
DSIInstructions.td824 defm DS_MIN_RTN_F32 : DS_1A2D_RET <0x32, "ds_min_rtn_f32", VGPR_32, "ds_min_f32">;