Home
last modified time | relevance | path

Searched refs:ds_rsub_rtn_u64 (Results 1 – 14 of 14) sorted by relevance

/external/llvm/test/MC/AMDGPU/
Dds.s373 ds_rsub_rtn_u64 v[8:9], v2, v[4:5] label
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AMDGPU/
Dds.s407 ds_rsub_rtn_u64 v[8:9], v2, v[4:5] label
Dgfx7_asm_all.s1863 ds_rsub_rtn_u64 v[5:6], v1, v[2:3] offset:65535 label
1866 ds_rsub_rtn_u64 v[254:255], v1, v[2:3] offset:65535 label
1869 ds_rsub_rtn_u64 v[5:6], v255, v[2:3] offset:65535 label
1872 ds_rsub_rtn_u64 v[5:6], v1, v[254:255] offset:65535 label
1875 ds_rsub_rtn_u64 v[5:6], v1, v[2:3] label
1878 ds_rsub_rtn_u64 v[5:6], v1, v[2:3] offset:0 label
1881 ds_rsub_rtn_u64 v[5:6], v1, v[2:3] offset:4 label
1884 ds_rsub_rtn_u64 v[5:6], v1, v[2:3] offset:65535 gds label
Dgfx8_asm_all.s1815 ds_rsub_rtn_u64 v[5:6], v1, v[2:3] offset:65535 label
1818 ds_rsub_rtn_u64 v[254:255], v1, v[2:3] offset:65535 label
1821 ds_rsub_rtn_u64 v[5:6], v255, v[2:3] offset:65535 label
1824 ds_rsub_rtn_u64 v[5:6], v1, v[254:255] offset:65535 label
1827 ds_rsub_rtn_u64 v[5:6], v1, v[2:3] label
1830 ds_rsub_rtn_u64 v[5:6], v1, v[2:3] offset:0 label
1833 ds_rsub_rtn_u64 v[5:6], v1, v[2:3] offset:4 label
1836 ds_rsub_rtn_u64 v[5:6], v1, v[2:3] offset:65535 gds label
Dgfx9_asm_all.s1984 ds_rsub_rtn_u64 v[5:6], v1, v[2:3] offset:65535 label
1987 ds_rsub_rtn_u64 v[254:255], v1, v[2:3] offset:65535 label
1990 ds_rsub_rtn_u64 v[5:6], v255, v[2:3] offset:65535 label
1993 ds_rsub_rtn_u64 v[5:6], v1, v[254:255] offset:65535 label
1996 ds_rsub_rtn_u64 v[5:6], v1, v[2:3] label
1999 ds_rsub_rtn_u64 v[5:6], v1, v[2:3] offset:0 label
2002 ds_rsub_rtn_u64 v[5:6], v1, v[2:3] offset:4 label
2005 ds_rsub_rtn_u64 v[5:6], v1, v[2:3] offset:65535 gds label
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/AMDGPU/
Dds_vi.txt264 # VI: ds_rsub_rtn_u64 v[8:9], v2, v[4:5] ; encoding: [0x00,0x00,0xc4,0xd8,0x02,0x04,0x00,0x08]
Dgfx8_dasm_all.txt1545 # CHECK: ds_rsub_rtn_u64 v[5:6], v1, v[2:3] offset:65535 ; encoding: [0xff,0xff,0xc4,0xd8,0x01,0…
1548 # CHECK: ds_rsub_rtn_u64 v[254:255], v1, v[2:3] offset:65535 ; encoding: [0xff,0xff,0xc4,0xd8,0x…
1551 # CHECK: ds_rsub_rtn_u64 v[5:6], v255, v[2:3] offset:65535 ; encoding: [0xff,0xff,0xc4,0xd8,0xff…
1554 # CHECK: ds_rsub_rtn_u64 v[5:6], v1, v[254:255] offset:65535 ; encoding: [0xff,0xff,0xc4,0xd8,0x…
1557 # CHECK: ds_rsub_rtn_u64 v[5:6], v1, v[2:3] ; encoding: [0x00,0x00,0xc4,0xd8,0x01,0x02,0x00,0x05]
1560 # CHECK: ds_rsub_rtn_u64 v[5:6], v1, v[2:3] offset:4 ; encoding: [0x04,0x00,0xc4,0xd8,0x01,0x02,…
1563 # CHECK: ds_rsub_rtn_u64 v[5:6], v1, v[2:3] offset:65535 gds ; encoding: [0xff,0xff,0xc5,0xd8,0x…
Dgfx9_dasm_all.txt1689 # CHECK: ds_rsub_rtn_u64 v[5:6], v1, v[2:3] offset:65535 ; encoding: [0xff,0xff,0xc4,0xd8,0x01,0…
1692 # CHECK: ds_rsub_rtn_u64 v[254:255], v1, v[2:3] offset:65535 ; encoding: [0xff,0xff,0xc4,0xd8,0x…
1695 # CHECK: ds_rsub_rtn_u64 v[5:6], v255, v[2:3] offset:65535 ; encoding: [0xff,0xff,0xc4,0xd8,0xff…
1698 # CHECK: ds_rsub_rtn_u64 v[5:6], v1, v[254:255] offset:65535 ; encoding: [0xff,0xff,0xc4,0xd8,0x…
1701 # CHECK: ds_rsub_rtn_u64 v[5:6], v1, v[2:3] ; encoding: [0x00,0x00,0xc4,0xd8,0x01,0x02,0x00,0x05]
1704 # CHECK: ds_rsub_rtn_u64 v[5:6], v1, v[2:3] offset:4 ; encoding: [0x04,0x00,0xc4,0xd8,0x01,0x02,…
1707 # CHECK: ds_rsub_rtn_u64 v[5:6], v1, v[2:3] offset:65535 gds ; encoding: [0xff,0xff,0xc5,0xd8,0x…
/external/llvm/test/MC/Disassembler/AMDGPU/
Dds_vi.txt264 # VI: ds_rsub_rtn_u64 v[8:9], v2, v[4:5] ; encoding: [0x00,0x00,0xc4,0xd8,0x02,0x04,0x00,0x08]
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DDSInstructions.td452 defm DS_RSUB_RTN_U64 : DS_1A1D_RET_mc<"ds_rsub_rtn_u64", VReg_64, "ds_rsub_u64">;
/external/swiftshader/third_party/llvm-7.0/llvm/docs/
DAMDGPUAsmGFX7.rst123ds_rsub_rtn_u64 dst, src0, src1 :ref:`ds_offset16<amdgpu_synid_ds_of…
DAMDGPUAsmGFX8.rst128ds_rsub_rtn_u64 dst, src0, src1 :ref:`ds_offset16<amdgpu_synid_ds_of…
DAMDGPUAsmGFX9.rst134ds_rsub_rtn_u64 dst, src0, src1 :ref:`ds_offset16<amdgpu_synid_ds_of…
/external/llvm/lib/Target/AMDGPU/
DSIInstructions.td868 defm DS_RSUB_RTN_U64 : DS_1A1D_RET <0x62, "ds_rsub_rtn_u64", VReg_64, "ds_rsub_u64">;