Home
last modified time | relevance | path

Searched refs:ds_sub_u32 (Results 1 – 18 of 18) sorted by relevance

/external/llvm/test/CodeGen/AMDGPU/
Datomic_load_sub.ll7 ; SI: ds_sub_u32
15 ; SI: ds_sub_u32 v{{[0-9]+}}, v{{[0-9]+}} offset:16
Dlocal-atomics.ll391 ; GCN: ds_sub_u32
399 ; GCN: ds_sub_u32 v{{[0-9]+}}, v{{[0-9]+}} offset:16
409 ; GCN: ds_sub_u32 v{{[0-9]+}}, [[ONE]]
418 ; GCN: ds_sub_u32 v{{[0-9]+}}, [[ONE]] offset:16
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AMDGPU/
Datomic_load_sub.ll11 ; GCN: ds_sub_u32
22 ; GCN: ds_sub_u32 v{{[0-9]+}}, v{{[0-9]+}} offset:16
Dlocal-atomics.ll506 ; GCN: ds_sub_u32
517 ; GCN: ds_sub_u32 v{{[0-9]+}}, v{{[0-9]+}} offset:16
530 ; GCN: ds_sub_u32 v{{[0-9]+}}, [[ONE]]
542 ; GCN: ds_sub_u32 v{{[0-9]+}}, [[ONE]] offset:16
/external/llvm/test/MC/AMDGPU/
Dds.s57 ds_sub_u32 v2, v4 label
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AMDGPU/
Dds.s74 ds_sub_u32 v2, v4 label
Dgfx7_asm_all.s24 ds_sub_u32 v1, v2 offset:65535 label
27 ds_sub_u32 v255, v2 offset:65535 label
30 ds_sub_u32 v1, v255 offset:65535 label
33 ds_sub_u32 v1, v2 label
36 ds_sub_u32 v1, v2 offset:0 label
39 ds_sub_u32 v1, v2 offset:4 label
42 ds_sub_u32 v1, v2 offset:65535 gds label
Dgfx8_asm_all.s24 ds_sub_u32 v1, v2 offset:65535 label
27 ds_sub_u32 v255, v2 offset:65535 label
30 ds_sub_u32 v1, v255 offset:65535 label
33 ds_sub_u32 v1, v2 label
36 ds_sub_u32 v1, v2 offset:0 label
39 ds_sub_u32 v1, v2 offset:4 label
42 ds_sub_u32 v1, v2 offset:65535 gds label
Dgfx9_asm_all.s25 ds_sub_u32 v1, v2 offset:65535 label
28 ds_sub_u32 v255, v2 offset:65535 label
31 ds_sub_u32 v1, v255 offset:65535 label
34 ds_sub_u32 v1, v2 label
37 ds_sub_u32 v1, v2 offset:0 label
40 ds_sub_u32 v1, v2 offset:4 label
43 ds_sub_u32 v1, v2 offset:65535 gds label
/external/swiftshader/third_party/llvm-7.0/llvm/lib/Target/AMDGPU/
DDSInstructions.td363 defm DS_SUB_U32 : DS_1A1D_NORET_mc<"ds_sub_u32">;
429 defm DS_SUB_RTN_U32 : DS_1A1D_RET_mc<"ds_sub_rtn_u32", VGPR_32, "ds_sub_u32">;
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/AMDGPU/
Dds_vi.txt27 # VI: ds_sub_u32 v2, v4 ; encoding: [0x00,0x00,0x02,0xd8,0x02,0x04,0x00,0x00]
Dgfx8_dasm_all.txt21 # CHECK: ds_sub_u32 v1, v2 offset:65535 ; encoding: [0xff,0xff,0x02,0xd8,0x01,0x02,0x00,0x00]
24 # CHECK: ds_sub_u32 v255, v2 offset:65535 ; encoding: [0xff,0xff,0x02,0xd8,0xff,0x02,0x00,0x00]
27 # CHECK: ds_sub_u32 v1, v255 offset:65535 ; encoding: [0xff,0xff,0x02,0xd8,0x01,0xff,0x00,0x00]
30 # CHECK: ds_sub_u32 v1, v2 ; encoding: [0x00,0x00,0x02,0xd8,0x01,0x02,0x00,0x00]
33 # CHECK: ds_sub_u32 v1, v2 offset:4 ; encoding: [0x04,0x00,0x02,0xd8,0x01,0x02,0x00,0x00]
36 # CHECK: ds_sub_u32 v1, v2 offset:65535 gds ; encoding: [0xff,0xff,0x03,0xd8,0x01,0x02,0x00,0x00]
Dgfx9_dasm_all.txt21 # CHECK: ds_sub_u32 v1, v2 offset:65535 ; encoding: [0xff,0xff,0x02,0xd8,0x01,0x02,0x00,0x00]
24 # CHECK: ds_sub_u32 v255, v2 offset:65535 ; encoding: [0xff,0xff,0x02,0xd8,0xff,0x02,0x00,0x00]
27 # CHECK: ds_sub_u32 v1, v255 offset:65535 ; encoding: [0xff,0xff,0x02,0xd8,0x01,0xff,0x00,0x00]
30 # CHECK: ds_sub_u32 v1, v2 ; encoding: [0x00,0x00,0x02,0xd8,0x01,0x02,0x00,0x00]
33 # CHECK: ds_sub_u32 v1, v2 offset:4 ; encoding: [0x04,0x00,0x02,0xd8,0x01,0x02,0x00,0x00]
36 # CHECK: ds_sub_u32 v1, v2 offset:65535 gds ; encoding: [0xff,0xff,0x03,0xd8,0x01,0x02,0x00,0x00]
/external/llvm/test/MC/Disassembler/AMDGPU/
Dds_vi.txt27 # VI: ds_sub_u32 v2, v4 ; encoding: [0x00,0x00,0x02,0xd8,0x02,0x04,0x00,0x00]
/external/llvm/lib/Target/AMDGPU/
DSIInstructions.td771 defm DS_SUB_U32 : DS_1A1D_NORET <0x1, "ds_sub_u32", VGPR_32>;
803 defm DS_SUB_RTN_U32 : DS_1A1D_RET <0x21, "ds_sub_rtn_u32", VGPR_32, "ds_sub_u32">;
/external/swiftshader/third_party/llvm-7.0/llvm/docs/
DAMDGPUAsmGFX7.rst132 …ds_sub_u32 src0, src1 :ref:`ds_offset16<amdgpu_synid_ds_of…
DAMDGPUAsmGFX8.rst137 …ds_sub_u32 src0, src1 :ref:`ds_offset16<amdgpu_synid_ds_of…
DAMDGPUAsmGFX9.rst143 …ds_sub_u32 src0, src1 :ref:`ds_offset16<amdgpu_synid_ds_of…