Home
last modified time | relevance | path

Searched refs:dst_mt (Results 1 – 13 of 13) sorted by relevance

/external/mesa3d/src/mesa/drivers/dri/i965/
Dintel_copy_image.c41 struct intel_mipmap_tree *dst_mt, in copy_miptrees() argument
56 dst_mt, dst_level, dst_z, dst_x, dst_y, in copy_miptrees()
63 dst_mt, dst_level, dst_z, in copy_miptrees()
79 struct intel_mipmap_tree *src_mt, *dst_mt; in intel_copy_image_sub_data() local
99 dst_mt = intel_texture_image(dst_image)->mt; in intel_copy_image_sub_data()
110 dst_mt = intel_renderbuffer(dst_renderbuffer)->mt; in intel_copy_image_sub_data()
116 dst_mt, dst_x, dst_y, dst_z, dst_level, in intel_copy_image_sub_data()
126 assert((src_mt->stencil_mt != NULL) == (dst_mt->stencil_mt != NULL)); in intel_copy_image_sub_data()
128 if (dst_mt->stencil_mt) { in intel_copy_image_sub_data()
130 dst_mt->stencil_mt, dst_x, dst_y, dst_z, dst_level, in intel_copy_image_sub_data()
Dbrw_blorp.c262 struct intel_mipmap_tree *dst_mt, in brw_blorp_blit_miptrees() argument
279 dst_mt->surf.samples, _mesa_get_format_name(dst_mt->format), dst_mt, in brw_blorp_blit_miptrees()
299 src_mt->surf.samples > 1 && dst_mt->surf.samples <= 1 && in brw_blorp_blit_miptrees()
300 src_mt->format == dst_mt->format && in brw_blorp_blit_miptrees()
323 intel_miptree_render_aux_usage(brw, dst_mt, dst_isl_format, in brw_blorp_blit_miptrees()
326 intel_miptree_prepare_access(brw, dst_mt, dst_level, 1, dst_layer, 1, in brw_blorp_blit_miptrees()
333 blorp_surf_for_miptree(brw, &dst_surf, dst_mt, dst_aux_usage, true, in brw_blorp_blit_miptrees()
354 intel_miptree_finish_write(brw, dst_mt, dst_level, dst_layer, 1, in brw_blorp_blit_miptrees()
362 struct intel_mipmap_tree *dst_mt, in brw_blorp_copy_miptrees() argument
375 dst_mt->surf.samples, _mesa_get_format_name(dst_mt->format), dst_mt, in brw_blorp_copy_miptrees()
[all …]
Dintel_blit.c227 struct intel_mipmap_tree *dst_mt, in emit_miptree_blit() argument
247 if (blt_pitch(src_mt) >= 32768 || blt_pitch(dst_mt) >= 32768) { in emit_miptree_blit()
271 get_blit_intratile_offset_el(brw, dst_mt, in emit_miptree_blit()
281 dst_mt->surf.row_pitch, in emit_miptree_blit()
282 dst_mt->bo, dst_mt->offset + dst_offset, in emit_miptree_blit()
283 dst_mt->surf.tiling, in emit_miptree_blit()
318 struct intel_mipmap_tree *dst_mt, in intel_miptree_blit() argument
325 if (src_mt->surf.samples > 1 || dst_mt->surf.samples > 1) in intel_miptree_blit()
333 mesa_format dst_format = _mesa_get_srgb_format_linear(dst_mt->format); in intel_miptree_blit()
353 intel_miptree_access_raw(brw, dst_mt, dst_level, dst_slice, true); in intel_miptree_blit()
[all …]
Dbrw_blorp.h42 struct intel_mipmap_tree *dst_mt,
56 struct intel_mipmap_tree *dst_mt,
72 struct intel_mipmap_tree *dst_mt,
Dintel_blit.h53 struct intel_mipmap_tree *dst_mt,
63 struct intel_mipmap_tree *dst_mt,
Dintel_mipmap_tree.c1474 struct intel_mipmap_tree *dst_mt, in intel_miptree_copy_slice_sw() argument
1480 const unsigned cpp = (isl_format_get_layout(dst_mt->surf.format)->bpb / 8); in intel_miptree_copy_slice_sw()
1489 intel_miptree_map(brw, dst_mt, in intel_miptree_copy_slice_sw()
1500 _mesa_get_format_name(dst_mt->format), in intel_miptree_copy_slice_sw()
1501 dst_mt, dst, dst_stride, in intel_miptree_copy_slice_sw()
1516 intel_miptree_unmap(brw, dst_mt, dst_level, dst_layer); in intel_miptree_copy_slice_sw()
1524 if (dst_mt->stencil_mt) { in intel_miptree_copy_slice_sw()
1528 dst_mt->stencil_mt, dst_level, dst_layer, in intel_miptree_copy_slice_sw()
1537 struct intel_mipmap_tree *dst_mt, in intel_miptree_copy_slice() argument
1550 assert(src_mt->format == dst_mt->format); in intel_miptree_copy_slice()
[all …]
Dintel_mipmap_tree.h501 struct intel_mipmap_tree *dst_mt,
507 struct intel_mipmap_tree *dst_mt);
/external/mesa3d/src/mesa/drivers/dri/i915/
Dintel_mipmap_tree.c534 struct intel_mipmap_tree *dst_mt, in intel_miptree_copy_slice_sw() argument
543 int cpp = dst_mt->cpp; in intel_miptree_copy_slice_sw()
552 intel_miptree_map(intel, dst_mt, in intel_miptree_copy_slice_sw()
562 _mesa_get_format_name(dst_mt->format), in intel_miptree_copy_slice_sw()
563 dst_mt, dst, dst_stride, in intel_miptree_copy_slice_sw()
578 intel_miptree_unmap(intel, dst_mt, level, slice); in intel_miptree_copy_slice_sw()
584 struct intel_mipmap_tree *dst_mt, in intel_miptree_copy_slice() argument
602 assert(src_mt->format == dst_mt->format); in intel_miptree_copy_slice()
604 if (dst_mt->compressed) { in intel_miptree_copy_slice()
605 height = ALIGN(height, dst_mt->align_h) / dst_mt->align_h; in intel_miptree_copy_slice()
[all …]
Dintel_blit.c113 struct intel_mipmap_tree *dst_mt, in intel_miptree_blit() argument
124 mesa_format dst_format = _mesa_get_srgb_format_linear(dst_mt->format); in intel_miptree_blit()
162 dst_mt->region->pitch > 32768) { in intel_miptree_blit()
171 dst_y = dst_mt->level[dst_level].height - dst_y - height; in intel_miptree_blit()
184 intel_miptree_get_image_offset(dst_mt, dst_level, dst_slice, in intel_miptree_blit()
194 dst_mt->region->pitch, in intel_miptree_blit()
195 dst_mt->region->bo, dst_mt->offset, in intel_miptree_blit()
196 dst_mt->region->tiling, in intel_miptree_blit()
205 dst_mt->format == MESA_FORMAT_B8G8R8A8_UNORM) { in intel_miptree_blit()
206 intel_miptree_set_alpha_to_one(intel, dst_mt, in intel_miptree_blit()
Dintel_blit.h58 struct intel_mipmap_tree *dst_mt,
Dintel_mipmap_tree.h311 struct intel_mipmap_tree *dst_mt, bool invalidate);
/external/mesa3d/src/gallium/drivers/nouveau/nvc0/
Dnvc0_surface.c229 struct nv50_miptree *dst_mt = nv50_miptree(dst); in nvc0_resource_copy_region() local
244 if (dst_mt->layout_3d) in nvc0_resource_copy_region()
247 drect.base += dst_mt->layer_stride; in nvc0_resource_copy_region()
/external/mesa3d/src/gallium/drivers/nouveau/nv50/
Dnv50_surface.c225 struct nv50_miptree *dst_mt = nv50_miptree(dst); in nv50_resource_copy_region() local
240 if (dst_mt->layout_3d) in nv50_resource_copy_region()
243 drect.base += dst_mt->layer_stride; in nv50_resource_copy_region()