Home
last modified time | relevance | path

Searched refs:facgt (Results 1 – 25 of 47) sorted by relevance

12

/external/capstone/suite/MC/AArch64/
Dneon-facge-facgt.s.cs8 0xbf,0xef,0xbc,0x6e = facgt v31.4s, v29.4s, v28.4s
9 0x03,0xed,0xac,0x2e = facgt v3.2s, v8.2s, v12.2s
10 0xf1,0xed,0xed,0x6e = facgt v17.2d, v15.2d, v13.2d
11 0xbf,0xef,0xbc,0x6e = facgt v31.4s, v29.4s, v28.4s
12 0x03,0xed,0xac,0x2e = facgt v3.2s, v8.2s, v12.2s
13 0xf1,0xed,0xed,0x6e = facgt v17.2d, v15.2d, v13.2d
Dneon-scalar-fp-compare.s.cs20 0x6a,0xed,0xac,0x7e = facgt s10, s11, s12
21 0xb4,0xee,0xf6,0x7e = facgt d20, d21, d22
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/SVE/
Dfacgt-diagnostics.s3 facgt p0.b, p0/z, z0.b, z0.b label
8 facgt p0.b, p0/z, z0.b, #0.0 label
18 facgt p0.d, p0/z, z0.d, z1.d label
24 facgt p0.d, p0/z, z0.d, z1.d label
Dfacgt.s10 facgt p0.h, p0/z, z0.h, z1.h label
16 facgt p0.s, p0/z, z0.s, z1.s label
22 facgt p0.d, p0/z, z0.d, z1.d label
/external/llvm/test/MC/AArch64/
Dneon-facge-facgt.s35 facgt v3.4h, v8.4h, v12.4h
36 facgt v31.8h, v29.8h, v28.8h
37 facgt v31.4s, v29.4s, v28.4s
38 facgt v3.2s, v8.2s, v12.2s
39 facgt v17.2d, v15.2d, v13.2d
Dneon-scalar-fp-compare.s147 facgt h10, h11, h12
148 facgt s10, s11, s12
149 facgt d20, d21, d22
Dfullfp16-neon-neg.s160 facgt v3.4h, v8.4h, v12.4h
162 facgt v31.8h, v29.8h, v28.8h
278 facgt h10, h11, h12
Darm64-advsimd.s310 facgt.2s v0, v0, v0
380 ; CHECK: facgt.2s v0, v0, v0 ; encoding: [0x00,0xec,0xa0,0x2e]
445 facgt.4h v0, v0, v0
470 ; CHECK: facgt.4h v0, v0, v0 ; encoding: [0x00,0x2c,0xc0,0x2e]
495 facgt.8h v0, v0, v0
520 ; CHECK: facgt.8h v0, v0, v0 ; encoding: [0x00,0x2c,0xc0,0x6e]
Dneon-diagnostics.s431 facgt v0.2d, v1.2d, v2.4s
432 facgt v0.8h, v1.8h, v2.8h
4733 facgt s10, h11, s12
4734 facgt d20, d21, s22
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/
Dneon-facge-facgt.s35 facgt v3.4h, v8.4h, v12.4h
36 facgt v31.8h, v29.8h, v28.8h
37 facgt v31.4s, v29.4s, v28.4s
38 facgt v3.2s, v8.2s, v12.2s
39 facgt v17.2d, v15.2d, v13.2d
Dneon-scalar-fp-compare.s147 facgt h10, h11, h12
148 facgt s10, s11, s12
149 facgt d20, d21, d22
Dfullfp16-neon-neg.s160 facgt v3.4h, v8.4h, v12.4h
162 facgt v31.8h, v29.8h, v28.8h
278 facgt h10, h11, h12
Darm64-advsimd.s310 facgt.2s v0, v0, v0
380 ; CHECK: facgt.2s v0, v0, v0 ; encoding: [0x00,0xec,0xa0,0x2e]
445 facgt.4h v0, v0, v0
470 ; CHECK: facgt.4h v0, v0, v0 ; encoding: [0x00,0x2c,0xc0,0x2e]
495 facgt.8h v0, v0, v0
520 ; CHECK: facgt.8h v0, v0, v0 ; encoding: [0x00,0x2c,0xc0,0x6e]
Dneon-diagnostics.s436 facgt v0.2d, v1.2d, v2.4s
437 facgt v0.8h, v1.8h, v2.8h
4673 facgt s10, h11, s12
4674 facgt d20, d21, s22
/external/llvm/test/CodeGen/AArch64/
Darm64-vcmp.ll49 ;CHECK: facgt.2s
52 %tmp3 = call <2 x i32> @llvm.aarch64.neon.facgt.v2i32.v2f32(<2 x float> %tmp1, <2 x float> %tmp2)
58 ;CHECK: facgt.4s
61 %tmp3 = call <4 x i32> @llvm.aarch64.neon.facgt.v4i32.v4f32(<4 x float> %tmp1, <4 x float> %tmp2)
67 ;CHECK: facgt.2d
70 %tmp3 = call <2 x i64> @llvm.aarch64.neon.facgt.v2i64.v2f64(<2 x double> %tmp1, <2 x double> %tmp2)
74 declare <2 x i32> @llvm.aarch64.neon.facgt.v2i32.v2f32(<2 x float>, <2 x float>) nounwind readnone
75 declare <4 x i32> @llvm.aarch64.neon.facgt.v4i32.v4f32(<4 x float>, <4 x float>) nounwind readnone
76 declare <2 x i64> @llvm.aarch64.neon.facgt.v2i64.v2f64(<2 x double>, <2 x double>) nounwind readnone
97 ; CHECK: facgt {{s[0-9]+}}, s0, s1
[all …]
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/
Darm64-vcmp.ll49 ;CHECK: facgt.2s
52 %tmp3 = call <2 x i32> @llvm.aarch64.neon.facgt.v2i32.v2f32(<2 x float> %tmp1, <2 x float> %tmp2)
58 ;CHECK: facgt.4s
61 %tmp3 = call <4 x i32> @llvm.aarch64.neon.facgt.v4i32.v4f32(<4 x float> %tmp1, <4 x float> %tmp2)
67 ;CHECK: facgt.2d
70 %tmp3 = call <2 x i64> @llvm.aarch64.neon.facgt.v2i64.v2f64(<2 x double> %tmp1, <2 x double> %tmp2)
74 declare <2 x i32> @llvm.aarch64.neon.facgt.v2i32.v2f32(<2 x float>, <2 x float>) nounwind readnone
75 declare <4 x i32> @llvm.aarch64.neon.facgt.v4i32.v4f32(<4 x float>, <4 x float>) nounwind readnone
76 declare <2 x i64> @llvm.aarch64.neon.facgt.v2i64.v2f64(<2 x double>, <2 x double>) nounwind readnone
97 ; CHECK: facgt {{s[0-9]+}}, s0, s1
[all …]
/external/vixl/test/aarch64/
Dtest-cpu-features-aarch64.cc3073 TEST_FP_NEON(facgt_0, facgt(v0.V2S(), v1.V2S(), v2.V2S()))
3074 TEST_FP_NEON(facgt_1, facgt(v0.V4S(), v1.V4S(), v2.V4S()))
3075 TEST_FP_NEON(facgt_2, facgt(v0.V2D(), v1.V2D(), v2.V2D()))
3076 TEST_FP_NEON(facgt_3, facgt(s0, s1, s2))
3077 TEST_FP_NEON(facgt_4, facgt(d0, d1, d2))
3504 TEST_FP_NEON_NEONHALF(facgt_0, facgt(v0.V4H(), v1.V4H(), v2.V4H()))
3505 TEST_FP_NEON_NEONHALF(facgt_1, facgt(v0.V8H(), v1.V8H(), v2.V8H()))
3506 TEST_FP_NEON_NEONHALF(facgt_2, facgt(h0, h1, h2))
Dtest-trace-aarch64.cc405 __ facgt(d2, d21, d24); in GenerateTestSequenceFP() local
406 __ facgt(s12, s26, s12); in GenerateTestSequenceFP() local
2527 __ facgt(v28.V2D(), v16.V2D(), v31.V2D()); in GenerateTestSequenceNEONFP() local
2528 __ facgt(v15.V2S(), v1.V2S(), v4.V2S()); in GenerateTestSequenceNEONFP() local
2529 __ facgt(v22.V4S(), v3.V4S(), v10.V4S()); in GenerateTestSequenceNEONFP() local
/external/vixl/test/test-trace-reference/
Dlog-disasm-colour329 0x~~~~~~~~~~~~~~~~ 7ef8eea2 facgt d2, d21, d24
330 0x~~~~~~~~~~~~~~~~ 7eacef4c facgt s12, s26, s12
2176 0x~~~~~~~~~~~~~~~~ 6effee1c facgt v28.2d, v16.2d, v31.2d
2177 0x~~~~~~~~~~~~~~~~ 2ea4ec2f facgt v15.2s, v1.2s, v4.2s
2178 0x~~~~~~~~~~~~~~~~ 6eaaec76 facgt v22.4s, v3.4s, v10.4s
Dlog-disasm329 0x~~~~~~~~~~~~~~~~ 7ef8eea2 facgt d2, d21, d24
330 0x~~~~~~~~~~~~~~~~ 7eacef4c facgt s12, s26, s12
2176 0x~~~~~~~~~~~~~~~~ 6effee1c facgt v28.2d, v16.2d, v31.2d
2177 0x~~~~~~~~~~~~~~~~ 2ea4ec2f facgt v15.2s, v1.2s, v4.2s
2178 0x~~~~~~~~~~~~~~~~ 6eaaec76 facgt v22.4s, v3.4s, v10.4s
Dlog-cpufeatures-custom328 0x~~~~~~~~~~~~~~~~ 7ef8eea2 facgt d2, d21, d24 ### {FP, NEON} ###
329 0x~~~~~~~~~~~~~~~~ 7eacef4c facgt s12, s26, s12 ### {FP, NEON} ###
2175 0x~~~~~~~~~~~~~~~~ 6effee1c facgt v28.2d, v16.2d, v31.2d ### {FP, NEON} ###
2176 0x~~~~~~~~~~~~~~~~ 2ea4ec2f facgt v15.2s, v1.2s, v4.2s ### {FP, NEON} ###
2177 0x~~~~~~~~~~~~~~~~ 6eaaec76 facgt v22.4s, v3.4s, v10.4s ### {FP, NEON} ###
Dlog-cpufeatures328 0x~~~~~~~~~~~~~~~~ 7ef8eea2 facgt d2, d21, d24 // Needs: FP, NEON
329 0x~~~~~~~~~~~~~~~~ 7eacef4c facgt s12, s26, s12 // Needs: FP, NEON
2175 0x~~~~~~~~~~~~~~~~ 6effee1c facgt v28.2d, v16.2d, v31.2d // Needs: FP, NEON
2176 0x~~~~~~~~~~~~~~~~ 2ea4ec2f facgt v15.2s, v1.2s, v4.2s // Needs: FP, NEON
2177 0x~~~~~~~~~~~~~~~~ 6eaaec76 facgt v22.4s, v3.4s, v10.4s // Needs: FP, NEON
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/AArch64/
Dneon-instructions.txt189 # CHECK: facgt v31.2d, v29.2d, v28.2d
1694 # CHECK: facgt s10, s11, s12
1695 # CHECK: facgt d20, d21, d22
/external/llvm/test/MC/Disassembler/AArch64/
Dneon-instructions.txt189 # CHECK: facgt v31.2d, v29.2d, v28.2d
1694 # CHECK: facgt s10, s11, s12
1695 # CHECK: facgt d20, d21, d22
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/AArch64/
DAArch64GenAsmMatcher.inc11841 "xtr\004fabd\004fabs\005facge\005facgt\005facle\005faclt\004fadd\005fadd"
12792 …{ 953 /* facgt */, AArch64::FACGT16, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasNEON|Feature_HasF…
12793 …{ 953 /* facgt */, AArch64::FACGT32, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasNEON, { MCK_FPR32…
12794 …{ 953 /* facgt */, AArch64::FACGT64, Convert__Reg1_0__Reg1_1__Reg1_2, Feature_HasNEON, { MCK_FPR64…
12795 …{ 953 /* facgt */, AArch64::FACGT_PPzZZ_H, Convert__SVEPredicateHReg1_0__SVEPredicate3bAnyReg1_1__…
12796 …{ 953 /* facgt */, AArch64::FACGT_PPzZZ_S, Convert__SVEPredicateSReg1_0__SVEPredicate3bAnyReg1_1__…
12797 …{ 953 /* facgt */, AArch64::FACGT_PPzZZ_D, Convert__SVEPredicateDReg1_0__SVEPredicate3bAnyReg1_1__…
12798 …{ 953 /* facgt */, AArch64::FACGTv2f64, Convert__VectorReg1281_0__VectorReg1281_2__VectorReg1281_4…
12799 …{ 953 /* facgt */, AArch64::FACGTv4f32, Convert__VectorReg1281_0__VectorReg1281_2__VectorReg1281_4…
12800 …{ 953 /* facgt */, AArch64::FACGTv8f16, Convert__VectorReg1281_0__VectorReg1281_2__VectorReg1281_4…
[all …]

12