Home
last modified time | relevance | path

Searched refs:fccmpe (Results 1 – 25 of 27) sorted by relevance

12

/external/llvm/test/MC/AArch64/
Darm64-fp-encoding.s173 fccmpe h1, h2, #0, eq
174 fccmpe s1, s2, #0, eq
175 fccmpe d1, d2, #0, eq define
182 ; FP16: fccmpe h1, h2, #0, eq ; encoding: [0x30,0x04,0xe2,0x1e]
184 ; NO-FP16-NEXT: fccmpe h1, h2, #0, eq
185 ; CHECK: fccmpe s1, s2, #0, eq ; encoding: [0x30,0x04,0x22,0x1e]
186 ; CHECK: fccmpe d1, d2, #0, eq ; encoding: [0x30,0x04,0x62,0x1e]
Dbasic-a64-diagnostics.s1578 fccmpe s19, s5, #-1, lt
1579 fccmpe s20, s7, #16, hs
1587 fccmpe d19, d5, #-1, lt
1588 fccmpe d20, d7, #16, hs
Dbasic-a64-instructions.s1800 fccmpe s1, s31, #0, eq
1801 fccmpe s3, s0, #15, hs
1802 fccmpe s31, s15, #13, cs
1807 fccmpe d9, d31, #0, le define
1808 fccmpe d3, d0, #15, gt define
1809 fccmpe d31, d5, #7, ne
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/
Darm64-fp-encoding.s173 fccmpe h1, h2, #0, eq
174 fccmpe s1, s2, #0, eq
175 fccmpe d1, d2, #0, eq define
182 ; FP16: fccmpe h1, h2, #0, eq ; encoding: [0x30,0x04,0xe2,0x1e]
184 ; NO-FP16-NEXT: fccmpe h1, h2, #0, eq
185 ; CHECK: fccmpe s1, s2, #0, eq ; encoding: [0x30,0x04,0x22,0x1e]
186 ; CHECK: fccmpe d1, d2, #0, eq ; encoding: [0x30,0x04,0x62,0x1e]
Dbasic-a64-diagnostics.s1583 fccmpe s19, s5, #-1, lt
1584 fccmpe s20, s7, #16, hs
1592 fccmpe d19, d5, #-1, lt
1593 fccmpe d20, d7, #16, hs
Dbasic-a64-instructions.s1783 fccmpe s1, s31, #0, eq
1784 fccmpe s3, s0, #15, hs
1785 fccmpe s31, s15, #13, cs
1790 fccmpe d9, d31, #0, le define
1791 fccmpe d3, d0, #15, gt define
1792 fccmpe d31, d5, #7, ne
/external/llvm/test/MC/Disassembler/AArch64/
Darm64-scalar-fp.txt146 # FP16: fccmpe h1, h2, #0, eq
147 # CHECK: fccmpe s1, s2, #0, eq
148 # CHECK: fccmpe d1, d2, #0, eq
Dbasic-a64-instructions.txt1366 # CHECK: fccmpe s1, s31, #0, eq
1367 # CHECK: fccmpe s3, s0, #15, hs
1368 # CHECK: fccmpe s31, s15, #13, hs
1373 # CHECK: fccmpe d9, d31, #0, le
1374 # CHECK: fccmpe d3, d0, #15, gt
1375 # CHECK: fccmpe d31, d5, #7, ne
/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/Disassembler/AArch64/
Darm64-scalar-fp.txt146 # FP16: fccmpe h1, h2, #0, eq
147 # CHECK: fccmpe s1, s2, #0, eq
148 # CHECK: fccmpe d1, d2, #0, eq
Dbasic-a64-instructions.txt1350 # CHECK: fccmpe s1, s31, #0, eq
1351 # CHECK: fccmpe s3, s0, #15, hs
1352 # CHECK: fccmpe s31, s15, #13, hs
1357 # CHECK: fccmpe d9, d31, #0, le
1358 # CHECK: fccmpe d3, d0, #15, gt
1359 # CHECK: fccmpe d31, d5, #7, ne
/external/vixl/doc/
Dchangelog.md29 + Added support for `fcmpe` and `fccmpe` instructions.
/external/capstone/suite/MC/AArch64/
Dbasic-a64-instructions.s.cs695 0x30,0x04,0x3f,0x1e = fccmpe s1, s31, #0, eq
696 0x7f,0x24,0x20,0x1e = fccmpe s3, s0, #15, hs
697 0xfd,0x27,0x2f,0x1e = fccmpe s31, s15, #13, hs
698 0x30,0xd5,0x7f,0x1e = fccmpe d9, d31, #0, le
699 0x7f,0xc4,0x60,0x1e = fccmpe d3, d0, #15, gt
700 0xf7,0x17,0x65,0x1e = fccmpe d31, d5, #7, ne
/external/vixl/test/aarch64/
Dtest-disasm-aarch64.cc2966 COMPARE(fccmpe(h8, h9, NoFlag, eq), "fccmpe h8, h9, #nzcv, eq"); in TEST()
2967 COMPARE(fccmpe(h10, h11, ZVFlag, ne), "fccmpe h10, h11, #nZcV, ne"); in TEST()
2968 COMPARE(fccmpe(h30, h16, NCFlag, pl), "fccmpe h30, h16, #NzCv, pl"); in TEST()
2969 COMPARE(fccmpe(h31, h31, NZCVFlag, le), "fccmpe h31, h31, #NZCV, le"); in TEST()
2970 COMPARE(fccmpe(s0, s1, NoFlag, eq), "fccmpe s0, s1, #nzcv, eq"); in TEST()
2971 COMPARE(fccmpe(s2, s3, ZVFlag, ne), "fccmpe s2, s3, #nZcV, ne"); in TEST()
2972 COMPARE(fccmpe(s30, s16, NCFlag, pl), "fccmpe s30, s16, #NzCv, pl"); in TEST()
2973 COMPARE(fccmpe(s31, s31, NZCVFlag, le), "fccmpe s31, s31, #NZCV, le"); in TEST()
2974 COMPARE(fccmpe(d4, d5, VFlag, gt), "fccmpe d4, d5, #nzcV, gt"); in TEST()
2975 COMPARE(fccmpe(d6, d7, NFlag, vs), "fccmpe d6, d7, #Nzcv, vs"); in TEST()
[all …]
Dtest-cpu-features-aarch64.cc535 TEST_FP(fccmpe_0, fccmpe(d0, d1, NCFlag, hi))
536 TEST_FP(fccmpe_1, fccmpe(s0, s1, NZCFlag, ne))
3385 TEST_FP_FPHALF(fccmpe_0, fccmpe(h0, h1, CFlag, cc))
Dtest-trace-aarch64.cc411 __ fccmpe(d10, d2, NZCFlag, al); in GenerateTestSequenceFP() local
412 __ fccmpe(s3, s3, NZVFlag, pl); in GenerateTestSequenceFP() local
/external/vixl/src/aarch64/
Dassembler-aarch64.h2288 void fccmpe(const VRegister& vn,
Dassembler-aarch64.cc2817 void Assembler::fccmpe(const VRegister& vn, in fccmpe() function in vixl::aarch64::Assembler
/external/vixl/test/test-trace-reference/
Dlog-disasm-colour335 0x~~~~~~~~~~~~~~~~ 1e62e55e fccmpe d10, d2, #NZCv, al
336 0x~~~~~~~~~~~~~~~~ 1e23547d fccmpe s3, s3, #NZcV, pl
Dlog-disasm335 0x~~~~~~~~~~~~~~~~ 1e62e55e fccmpe d10, d2, #NZCv, al
336 0x~~~~~~~~~~~~~~~~ 1e23547d fccmpe s3, s3, #NZcV, pl
Dlog-cpufeatures-custom334 0x~~~~~~~~~~~~~~~~ 1e62e55e fccmpe d10, d2, #NZCv, al ### {FP} ###
335 0x~~~~~~~~~~~~~~~~ 1e23547d fccmpe s3, s3, #NZcV, pl ### {FP} ###
Dlog-cpufeatures334 0x~~~~~~~~~~~~~~~~ 1e62e55e fccmpe d10, d2, #NZCv, al // Needs: FP
335 0x~~~~~~~~~~~~~~~~ 1e23547d fccmpe s3, s3, #NZcV, pl // Needs: FP
Dlog-cpufeatures-colour334 0x~~~~~~~~~~~~~~~~ 1e62e55e fccmpe d10, d2, #NZCv, al FP
335 0x~~~~~~~~~~~~~~~~ 1e23547d fccmpe s3, s3, #NZcV, pl FP
Dlog-all806 0x~~~~~~~~~~~~~~~~ 1e62e55e fccmpe d10, d2, #NZCv, al
808 0x~~~~~~~~~~~~~~~~ 1e23547d fccmpe s3, s3, #NZcV, pl
/external/vixl/doc/aarch64/
Dsupported-instructions-aarch64.md1696 void fccmpe(const VRegister& vn,
/external/swiftshader/third_party/llvm-7.0/configs/common/lib/Target/AArch64/
DAArch64GenAsmMatcher.inc11842 "a\005faddp\005faddv\005fcadd\005fccmp\006fccmpe\005fcmeq\005fcmge\005fc"
12865 …{ 1006 /* fccmpe */, AArch64::FCCMPEHrr, Convert__Reg1_0__Reg1_1__Imm0_151_2__CondCode1_3, Feature…
12866 …{ 1006 /* fccmpe */, AArch64::FCCMPESrr, Convert__Reg1_0__Reg1_1__Imm0_151_2__CondCode1_3, Feature…
12867 …{ 1006 /* fccmpe */, AArch64::FCCMPEDrr, Convert__Reg1_0__Reg1_1__Imm0_151_2__CondCode1_3, Feature…
19334 …{ 1006 /* fccmpe */, AArch64::FCCMPEHrr, Convert__Reg1_0__Reg1_1__Imm0_151_2__CondCode1_3, Feature…
19335 …{ 1006 /* fccmpe */, AArch64::FCCMPESrr, Convert__Reg1_0__Reg1_1__Imm0_151_2__CondCode1_3, Feature…
19336 …{ 1006 /* fccmpe */, AArch64::FCCMPEDrr, Convert__Reg1_0__Reg1_1__Imm0_151_2__CondCode1_3, Feature…

12