Home
last modified time | relevance | path

Searched refs:fcvtms (Results 1 – 25 of 59) sorted by relevance

123

/external/swiftshader/third_party/llvm-7.0/llvm/test/MC/AArch64/
Dneon-scalar-cvt.s117 fcvtms h22, h13
118 fcvtms s22, s13
119 fcvtms d21, d14
Darm64-fp-encoding.s290 fcvtms w1, h2
291 fcvtms w1, s2
292 fcvtms w1, d2
293 fcvtms x1, h2
294 fcvtms x1, s2
295 fcvtms x1, d2
297 ; FP16: fcvtms w1, h2 ; encoding: [0x41,0x00,0xf0,0x1e]
299 ; NO-FP16-NEXT: fcvtms w1, h2
300 ; CHECK: fcvtms w1, s2 ; encoding: [0x41,0x00,0x30,0x1e]
301 ; CHECK: fcvtms w1, d2 ; encoding: [0x41,0x00,0x70,0x1e]
[all …]
Dneon-simd-misc.s597 fcvtms v4.4h, v0.4h
598 fcvtms v6.8h, v8.8h
599 fcvtms v6.4s, v8.4s
600 fcvtms v6.2d, v8.2d
601 fcvtms v4.2s, v0.2s
Dfullfp16-neon-neg.s234 fcvtms h22, h13
346 fcvtms v4.4h, v0.4h
348 fcvtms v6.8h, v8.8h
Darm64-advsimd.s814 fcvtms.2s v0, v0
815 fcvtms.4s v0, v0
816 fcvtms.2d v0, v0
817 fcvtms s0, s0
818 fcvtms d0, d0 define
820 ; CHECK: fcvtms.2s v0, v0 ; encoding: [0x00,0xb8,0x21,0x0e]
821 ; CHECK: fcvtms.4s v0, v0 ; encoding: [0x00,0xb8,0x21,0x4e]
822 ; CHECK: fcvtms.2d v0, v0 ; encoding: [0x00,0xb8,0x61,0x4e]
823 ; CHECK: fcvtms s0, s0 ; encoding: [0x00,0xb8,0x21,0x5e]
824 ; CHECK: fcvtms d0, d0 ; encoding: [0x00,0xb8,0x61,0x5e]
Dneon-diagnostics.s5851 fcvtms v0.16b, v31.16b
5852 fcvtms v2.8h, v4.8h
5853 fcvtms v1.8b, v9.8b
5854 fcvtms v13.4h, v21.4h
6976 fcvtms s0, d0
6977 fcvtms d0, s0 define
Dbasic-a64-instructions.s2069 fcvtms w2, s3
2070 fcvtms x4, s5
2123 fcvtms w2, d3
2124 fcvtms x4, d5
/external/llvm/test/MC/AArch64/
Dneon-scalar-cvt.s117 fcvtms h22, h13
118 fcvtms s22, s13
119 fcvtms d21, d14
Darm64-fp-encoding.s290 fcvtms w1, h2
291 fcvtms w1, s2
292 fcvtms w1, d2
293 fcvtms x1, h2
294 fcvtms x1, s2
295 fcvtms x1, d2
297 ; FP16: fcvtms w1, h2 ; encoding: [0x41,0x00,0xf0,0x1e]
299 ; NO-FP16-NEXT: fcvtms w1, h2
300 ; CHECK: fcvtms w1, s2 ; encoding: [0x41,0x00,0x30,0x1e]
301 ; CHECK: fcvtms w1, d2 ; encoding: [0x41,0x00,0x70,0x1e]
[all …]
Dneon-simd-misc.s597 fcvtms v4.4h, v0.4h
598 fcvtms v6.8h, v8.8h
599 fcvtms v6.4s, v8.4s
600 fcvtms v6.2d, v8.2d
601 fcvtms v4.2s, v0.2s
Dfullfp16-neon-neg.s234 fcvtms h22, h13
346 fcvtms v4.4h, v0.4h
348 fcvtms v6.8h, v8.8h
Darm64-advsimd.s814 fcvtms.2s v0, v0
815 fcvtms.4s v0, v0
816 fcvtms.2d v0, v0
817 fcvtms s0, s0
818 fcvtms d0, d0 define
820 ; CHECK: fcvtms.2s v0, v0 ; encoding: [0x00,0xb8,0x21,0x0e]
821 ; CHECK: fcvtms.4s v0, v0 ; encoding: [0x00,0xb8,0x21,0x4e]
822 ; CHECK: fcvtms.2d v0, v0 ; encoding: [0x00,0xb8,0x61,0x4e]
823 ; CHECK: fcvtms s0, s0 ; encoding: [0x00,0xb8,0x21,0x5e]
824 ; CHECK: fcvtms d0, d0 ; encoding: [0x00,0xb8,0x61,0x5e]
Dneon-diagnostics.s5911 fcvtms v0.16b, v31.16b
5912 fcvtms v2.8h, v4.8h
5913 fcvtms v1.8b, v9.8b
5914 fcvtms v13.4h, v21.4h
7207 fcvtms s0, d0
7208 fcvtms d0, s0 define
/external/llvm/test/CodeGen/AArch64/
Darm64-cvt.ll88 ;CHECK: fcvtms w0, s0
90 %tmp3 = call i32 @llvm.aarch64.neon.fcvtms.i32.f32(float %A)
96 ;CHECK: fcvtms x0, s0
98 %tmp3 = call i64 @llvm.aarch64.neon.fcvtms.i64.f32(float %A)
104 ;CHECK: fcvtms w0, d0
106 %tmp3 = call i32 @llvm.aarch64.neon.fcvtms.i32.f64(double %A)
112 ;CHECK: fcvtms x0, d0
114 %tmp3 = call i64 @llvm.aarch64.neon.fcvtms.i64.f64(double %A)
118 declare i32 @llvm.aarch64.neon.fcvtms.i32.f32(float) nounwind readnone
119 declare i64 @llvm.aarch64.neon.fcvtms.i64.f32(float) nounwind readnone
[all …]
Dround-conv.ll4 ; CHECK: fcvtms w0, s0
14 ; CHECK: fcvtms x0, s0
24 ; CHECK: fcvtms w0, d0
34 ; CHECK: fcvtms x0, d0
Darm64-vcvt.ll68 ;CHECK: fcvtms.2s v0, v0
70 %tmp3 = call <2 x i32> @llvm.aarch64.neon.fcvtms.v2i32.v2f32(<2 x float> %A)
77 ;CHECK: fcvtms.4s v0, v0
79 %tmp3 = call <4 x i32> @llvm.aarch64.neon.fcvtms.v4i32.v4f32(<4 x float> %A)
86 ;CHECK: fcvtms.2d v0, v0
88 %tmp3 = call <2 x i64> @llvm.aarch64.neon.fcvtms.v2i64.v2f64(<2 x double> %A)
92 declare <2 x i32> @llvm.aarch64.neon.fcvtms.v2i32.v2f32(<2 x float>) nounwind readnone
93 declare <4 x i32> @llvm.aarch64.neon.fcvtms.v4i32.v4f32(<4 x float>) nounwind readnone
94 declare <2 x i64> @llvm.aarch64.neon.fcvtms.v2i64.v2f64(<2 x double>) nounwind readnone
/external/swiftshader/third_party/llvm-7.0/llvm/test/CodeGen/AArch64/
Darm64-cvt.ll88 ;CHECK: fcvtms w0, s0
90 %tmp3 = call i32 @llvm.aarch64.neon.fcvtms.i32.f32(float %A)
96 ;CHECK: fcvtms x0, s0
98 %tmp3 = call i64 @llvm.aarch64.neon.fcvtms.i64.f32(float %A)
104 ;CHECK: fcvtms w0, d0
106 %tmp3 = call i32 @llvm.aarch64.neon.fcvtms.i32.f64(double %A)
112 ;CHECK: fcvtms x0, d0
114 %tmp3 = call i64 @llvm.aarch64.neon.fcvtms.i64.f64(double %A)
118 declare i32 @llvm.aarch64.neon.fcvtms.i32.f32(float) nounwind readnone
119 declare i64 @llvm.aarch64.neon.fcvtms.i64.f32(float) nounwind readnone
[all …]
Dfp16_intrinsic_scalar_1op.ll13 declare i64 @llvm.aarch64.neon.fcvtms.i64.f16(half)
14 declare i32 @llvm.aarch64.neon.fcvtms.i32.f16(half)
181 ; CHECK: fcvtms w0, h0
184 %fcvt = tail call i32 @llvm.aarch64.neon.fcvtms.i32.f16(half %a)
191 ; CHECK: fcvtms x0, h0
194 %vcvtmh_s64_f16 = tail call i64 @llvm.aarch64.neon.fcvtms.i64.f16(half %a)
Dround-conv.ll4 ; CHECK: fcvtms w0, s0
14 ; CHECK: fcvtms x0, s0
24 ; CHECK: fcvtms w0, d0
34 ; CHECK: fcvtms x0, d0
Darm64-vcvt.ll68 ;CHECK: fcvtms.2s v0, v0
70 %tmp3 = call <2 x i32> @llvm.aarch64.neon.fcvtms.v2i32.v2f32(<2 x float> %A)
77 ;CHECK: fcvtms.4s v0, v0
79 %tmp3 = call <4 x i32> @llvm.aarch64.neon.fcvtms.v4i32.v4f32(<4 x float> %A)
86 ;CHECK: fcvtms.2d v0, v0
88 %tmp3 = call <2 x i64> @llvm.aarch64.neon.fcvtms.v2i64.v2f64(<2 x double> %A)
92 declare <2 x i32> @llvm.aarch64.neon.fcvtms.v2i32.v2f32(<2 x float>) nounwind readnone
93 declare <4 x i32> @llvm.aarch64.neon.fcvtms.v4i32.v4f32(<4 x float>) nounwind readnone
94 declare <2 x i64> @llvm.aarch64.neon.fcvtms.v2i64.v2f64(<2 x double>) nounwind readnone
/external/capstone/suite/MC/AArch64/
Dneon-scalar-cvt.s.cs19 0xb6,0xb9,0x21,0x5e = fcvtms s22, s13
20 0xd5,0xb9,0x61,0x5e = fcvtms d21, d14
Dneon-simd-misc.s.cs177 0x06,0xb9,0x21,0x4e = fcvtms v6.4s, v8.4s
178 0x06,0xb9,0x61,0x4e = fcvtms v6.2d, v8.2d
179 0x04,0xb8,0x21,0x0e = fcvtms v4.2s, v0.2s
Dbasic-a64-instructions.s.cs813 0x62,0x00,0x30,0x1e = fcvtms w2, s3
814 0xa4,0x00,0x30,0x9e = fcvtms x4, s5
837 0x62,0x00,0x70,0x1e = fcvtms w2, d3
838 0xa4,0x00,0x70,0x9e = fcvtms x4, d5
/external/vixl/test/aarch64/
Dtest-cpu-features-aarch64.cc557 TEST_FP(fcvtms_0, fcvtms(w0, d1))
558 TEST_FP(fcvtms_1, fcvtms(w0, s1))
559 TEST_FP(fcvtms_2, fcvtms(x0, d1))
560 TEST_FP(fcvtms_3, fcvtms(x0, s1))
3140 TEST_FP_NEON(fcvtms_0, fcvtms(v0.V2S(), v1.V2S()))
3141 TEST_FP_NEON(fcvtms_1, fcvtms(v0.V4S(), v1.V4S()))
3142 TEST_FP_NEON(fcvtms_2, fcvtms(v0.V2D(), v1.V2D()))
3143 TEST_FP_NEON(fcvtms_3, fcvtms(s0, s1))
3144 TEST_FP_NEON(fcvtms_4, fcvtms(d0, d1))
3396 TEST_FP_FPHALF(fcvtms_0, fcvtms(w0, h1))
[all …]
/external/vixl/test/test-trace-reference/
Dlog-disasm-colour381 0x~~~~~~~~~~~~~~~~ 5e61bb3e fcvtms d30, d25
382 0x~~~~~~~~~~~~~~~~ 5e21b9ec fcvtms s12, s15
383 0x~~~~~~~~~~~~~~~~ 1e7000e9 fcvtms w9, d7
384 0x~~~~~~~~~~~~~~~~ 1e3000d3 fcvtms w19, s6
385 0x~~~~~~~~~~~~~~~~ 9e7000c6 fcvtms x6, d6
386 0x~~~~~~~~~~~~~~~~ 9e3000f6 fcvtms x22, s7
2221 0x~~~~~~~~~~~~~~~~ 4e61bb09 fcvtms v9.2d, v24.2d
2222 0x~~~~~~~~~~~~~~~~ 0e21b967 fcvtms v7.2s, v11.2s
2223 0x~~~~~~~~~~~~~~~~ 4e21bab7 fcvtms v23.4s, v21.4s

123